NEO-M9N-Integration manual
4 Design
This section provides information to help carry out a successful schematic and PCB design
integrating the NEO-M9N.
4.1 Pin assignment
The pin assignment of the NEO-M9N module is shown in Figure 30. The defined configuration of the
PIOs is listed in Table 25.
Figure 30: NEO-M9N pin assignment
Pin no. Name I/O Description
1 SAFEBOOT_N I SAFEBOOT_N (used for FW updates and reconfiguration, leave open)
2 D_SEL I Interface select (open or VCC = UART + I2C; GND = SPI)
3 TIMEPULSE O TIMEPULSE (1 PPS)
4 EXTINT I EXTINT (PIO 7)
5 USB_DM I/O USB data (DM)
6 USB_DP I/O USB data (DP)
7 V_USB I USB supply
8 RESET_N I RESET (active low)
9 VCC_RF O Voltage for external LNA
10 GND I Ground
11 RF_IN I GNSS signal input
12 GND I Ground
13 GND I Ground
14 LNA_EN O Antenna/LNA control
15 Reserved - Reserved
UBX-19014286 - R07
4 Design Page 69 of 95
C1-Public