ZiLOG Z80 - Fault Finding

<%27
7UGT
U/CPWCN
80 2YHUYLHZ

GDWDEXVLVVWDEOHVRWKDWLWFDQEHXVHGGLUHFWO\DVD5:SXOVHWRYLUWXDOO\
DQ\W\SHRIVHPLFRQGXFWRUPHPRU\)XUWKHUPRUHWKH:5
VLJQDOJRHV
LQDFWLYHRQHKDOI7VWDWHEHIRUHWKHDGGUHVVDQGGDWDEXVFRQWHQWVDUH
FKDQJHGVRWKDWWKHRYHUODSUHTXLUHPHQWVIRUDOPRVWDQ\W\SHRI
VHPLFRQGXFWRUPHPRU\W\SHLVPHW
)LJXUH 0HPRU\5HDGRU:ULWH&\FOH
,QSXWRU2XWSXW&\FOHV
)LJXUH LOOXVWUDWHVDQ,2UHDGRU,2ZULWHRSHUDWLRQ'XULQJ,2
RSHUDWLRQVDVLQJOHZDLWVWDWHLVDXWRPDWLFDOO\LQVHUWHG7KHUHDVRQLVWKDW
GXULQJ,2RSHUDWLRQVWKHWLPHIURPZKHQWKH,254
VLJQDOJRHVDFWLYH
XQWLOWKH&38PXVWVDPSOHWKH:$,7
OLQHLVYHU\VKRUW:LWKRXWWKLVH[WUD
VWDWHVXIILFLHQWWLPHGRHVQRWH[LVWIRUDQ,2SRUWWRGHFRGHLWVDGGUHVV
DQGDFWLYDWHWKH:$,7
OLQHLIDZDLWLVUHTXLUHG$OVRZLWKRXWWKLVZDLW
VWDWHLWLVGLIILFXOWWRGHVLJQ026,2GHYLFHVWKDWFDQRSHUDWHDWIXOO&38
VSHHG'XULQJWKLVZDLWVWDWHWLPHWKH:$,7
UHTXHVWVLJQDOLVVDPSOHG
CLK
D
7
— D
0
A
15
— A
0
MREQ
RD
WAIT
WR
Memory AddressMemory Address
T
2
T
3
T
1
T
2
T
3
In
Memory Read Cycle
Memory Write Cycle
Data Out