ZiLOG Z80 - Page 33

<%27
7UGT
U/CPWCN
80 2YHUYLHZ

'XULQJDUHDG,2RSHUDWLRQWKH5'OLQHLVXVHGWRHQDEOHWKHDGGUHVVHG
SRUWRQWRWKHGDWDEXVMXVWDVLQWKHFDVHRIDPHPRU\UHDG)RU,2ZULWH
RSHUDWLRQVWKH:5
OLQHLVXVHGDVDFORFNWRWKH,2SRUW
)LJXUH ,QSXWRU2XWSXW&\FOHV
%XV5HTXHVW$FNQRZOHGJH&\FOH
)LJXUH LOOXVWUDWHVWKHWLPLQJIRUD%XV5HTXHVW$FNQRZOHGJHF\FOH7KH
%865(4
VLJQDOLVVDPSOHGE\WKH&38ZLWKWKHULVLQJHGJHRIWKHODVW
FORFNSHULRGRIDQ\PDFKLQHF\FOH,IWKH%865(4
VLJQDOLVDFWLYHWKH
&38VHWVLWVDGGUHVVGDWDDQGWULVWDWHFRQWUROVLJQDOVWRWKHKLJKLPSHGDQFH
VWDWHZLWKWKHULVLQJHGJHRIWKHQH[WFORFNSXOVH$WWKDWWLPHDQ\H[WHUQDO
GHYLFHFDQFRQWUROWKHEXVHVWRWUDQVIHUGDWDEHWZHHQPHPRU\DQG,2
GHYLFHV7KLVRSHUDWLRQLVJHQHUDOO\NQRZQDV'LUHFW0HPRU\$FFHVV
>'0$@XVLQJF\FOHVWHDOLQJ7KHPD[LPXPWLPHIRUWKH&38WRUHVSRQGWR
DEXVUHTXHVWLVWKHOHQJWKRIDPDFKLQHF\FOHDQGWKHH[WHUQDOFRQWUROOHUFDQ
Out
T
1
T
1
T
2
T
3
TW*
Write
Cycle
Read
Cycle
Port Address
CLK
D
7
— D
0
A
15
— A
0
IORQ
RD
WAIT
WR
D
7
— D
0
*Automatically inserted WAIT state
In