EasyManua.ls Logo

Asus K8V - Ecc Configuration

Asus K8V
92 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
ASUS K8V motherboard
2-17
ECC Configuration
Master ECC Enable [Disabled]
Enables or disables support on all nodes for ECC error detect and correction.
Configuration options: [Disabled] [Enabled]
DRAM ECC Enable [Disabled]
Enables or disables the DRAM ECC that allows hardware to report and correct
memory errors automatically to maintain system integrity.
Configuration options: [Disabled] [Enabled]
L2 Cache BG Scrub [Disabled]
Disables or sets the L2 data cache RAM to be corrected when idle.
Configuration options: [Disabled] [40ns] [80ns] [160ns] [320ns] [640ns] [1.28us]
[2.56us] [5.12us] [10.2us] [20.5us] [41.0us] [81.9us] [163.8us] [327.7us]
[655.4us] [1.31ms] [2.62ms] [5.24ms] [10.49ms] [20.97ms] [42.00ms]
[84.00ms]
Data Cache BG Scrub [Disabled]
Disables or sets the L1 data cache RAM to be corrected when idle.
Configuration options: [Disabled] [40ns] [80ns] [160ns] [320ns] [640ns] [1.28us]
[2.56us] [5.12us] [10.2us] [20.5us] [41.0us] [81.9us] [163.8us] [327.7us]
[655.4us] [1.31ms] [2.62ms] [5.24ms] [10.49ms] [20.97ms] [42.00ms]
[84.00ms]
The following items appear only when the Master ECC Enable item is set to
[Enabled].
ECC Configuration Master ECC Enables
support on all nodes
Master ECC Enable [Disabled] for ECC error detect
and correction.
DDR Clock Delay [Auto]
Sets the DDR clock delay.
Configuration options: [Auto] [1 CLK] [2 CLK] [3 CLK] [4 CLK] [5 CLK] [6 CLK]
2T Command [Auto]
Sets the 2T command clock.
Configuration options: [Auto] [1 CLK] [2 CLK] [3 CLK] [4 CLK] [5 CLK] [6 CLK]

Table of Contents

Related product manuals