EasyManuals Logo
Home>ECS>Motherboard>RS485M-M

ECS RS485M-M User Manual

ECS RS485M-M
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #42 background imageLoading...
Page #42 background image
36
Using BIOS
(Twr) Write Recovery Time (3 bus clocks): Use this item to specify the
Write to Read delay.
(Tcl) CAS# Latency (3): This item determines the operation of SDRAM memory
CAS(column address strobe). It is recommended that you leave this item at
the default value. The 2T setting requires faster memory that specifically
supports this mode.
(Trcd) RAS to CAS R/W Delay (6 clocks): This is the amount of time a CAS
is performed after a RAS.The lower the better, but some DRAM does not
support low figures.
(Trrd) RAS toRAS Delay (6 clocks): This item specifies the active-to-active
delay of different banks.
(Trp) Row Precharge Time (6 clocks): This item specifies the Row
precharge to Active or Auto-Refresh of the same bank.
(Tras) Minimum RAS active Time (18 bus clocks): This item determines
the time RAS takes to read from and write to a memory cell.
(Trtp) Precharge Time (3 clocks): Use this item to specify the Precharge
Time.
(Trc) Row Cycle Time (26 bus clocks): Use this item to specify the Row
Cycle Time.
Press <Esc> to return to the Advanced Chipset Features page.
LDT Configuration [Enabled]
Upstream LDT Bus Width [16 bit]
Downstream LDT Bus Width [16 bit]
LDT Bus Frequency [Auto]
PCIE Reset Delay [Disabled]
Item Help

Menu Level
Phoenix-AwardBIOS CMOS Setup Utility
LDT &PCI Bus Control

F5:Previous Values F6:Fail-Safe Defaults F7:Optimized Defaults
: Move Enter: Select +/-/PU/PD:Value F10:Save ESC:Exit F1: General Help
LDT & PCI Bus Control (Press Enter)
Scroll to this item and press <Enter> to view the following screen:
LDT Configuration (Enabled)
This item enables or disables the LDT configuration.
Upstream LDT Bus Width (16 bit)
This item allows users to manually adjust the upstream LDT bus width to be 8 bit or 16 bit.
Downstream LDT Bus Width (16 bit)
This item allows users to manually adjust the downstream LDT bus width to be 8 bit or 16
bit.
LDT Bus Frequency (Auto)
This item allows users to manually adjust the LDT Bus Frequency.
PCIE Reset Delay (Disabled)
This item enables or disables the PCIE reset delay.
Press <Esc> to return to the Advanced Chipset Features page.

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the ECS RS485M-M and is the answer not in the manual?

ECS RS485M-M Specifications

General IconGeneral
BrandECS
ModelRS485M-M
CategoryMotherboard
LanguageEnglish

Related product manuals