- 27 -
ProleDDRVoltage &
When using a non-XMP memory module or ExtremeMemoryProle(X.M.P.) is set to Disabled, this item
will display as 1.50V. When ExtremeMemoryProle(X.M.P.) is set to Prole1 or Prole2, this item will
display the value based on the SPD data on the XMP memory.
ProleVTTVoltage &
The value displayed here is dependent on the CPU being used.
Channel Interleaving &
Enables or disables memory channel interleaving. Enabled allows the system to simultaneously access
different channels of the memory to increase memory performance and stability. Auto lets the BIOS
automatically congure this setting. (Default: Auto)
Rank Interleaving &
Enables or disables memory rank interleaving. Enabled allows the system to simultaneously access different
ranks of the memory to increase memory performance and stability. Auto lets the BIOS automatically
congure this setting. (Default: Auto)
This sub-menu provides memory timing settings for each channel of memory. The respective timing setting
screens are congurable only when DRAM Timing Selectable is set to Quick or Expert. Note: Your system
may become unstable or fail to boot after you make changes on the memory timings. If this occurs, please reset
the board to default values by loading optimized defaults or clearing the CMOS values.
Channel A/B Timing Settings `