EasyManuals Logo

Gigabyte R152-ZE0 User Manual

Gigabyte R152-ZE0
138 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #119 background imageLoading...
Page #119 background image
- 119 - BIOS Setup
Parameter
Description
PCIe Root Port UnCorr Err
Mask Reg
Initialize the PCIe AER Uncorrected Error Mask register of Root Port.
PCIe Root Port UnCorr Err
Sev Reg
Initialize the PCIe AER Uncorrected Error Serverity register of Root Port.
PCIe Device Corr Err Mask
Reg
Initialize the PCIe AER Corrected Error Mask register of PCIe device.
PCIe Device UnCorr Err
Mask Reg
Initialize the PCIe AER Uncorrected Error Mask register of PCIe device.
PCIe Device UnCorr Err Sev
Reg
Initialize the PCIe AER Uncorrected Error Serverity register of PCIe
device.
CCIX GHES Deferred ERR
Notify Type
Selects the Notication type for CCIX deffered error.
Options available: Polled/SCI. Default setting is Polled.
CCIX GHES Corrected Err
Notify Type
Selects the Notication type for CCIX corrected error.
Options available: Polled/SCI. Default setting is Polled.
DDR4 DRAM Hard Post
Package Repair
This feature allows spare DRAM rows to replace malfunctioning rows via
an in-eld repair mechanism.
Options available: Enabled/Disabled. Default setting is Disabled.
HEST DMC Structure
Support
HEST DMC (Deferred Machine Check) Structure Support.
Options available: Enabled/Disabled. Default setting is Disabled.
RAS EINJ Mode
BIOS: Send APEI EINJ actions to PSP via CPM EINJSMI callback;
PSP: Send APEI EINJ actions to RSP via PSP Mailbox.
Option available: BIOS, PSP. Default setting is PSP.

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Gigabyte R152-ZE0 and is the answer not in the manual?

Gigabyte R152-ZE0 Specifications

General IconGeneral
BrandGigabyte
ModelR152-ZE0
CategoryServer
LanguageEnglish

Related product manuals