EasyManua.ls Logo

GigaDevice Semiconductor GD32E230C-EVAL - Ifrp; GD-Link; Figure 4-12 Schematic Diagram of IFRP Function; Figure 4-13 Schematic Diagram of GD-Link Function

Default Icon
25 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
User Guide
GD32E230C-EVAL
11 /24
4.12. IFRP
Figure 4-12 Schematic diagram of IFRP function
+3V3
1
2
3
Q2
8050
GND
R10
1KΩ
R9
100Ω
PB9
LED5
IR333C-A
1
2
3
JP2
IRM-3638T
GND
GND
PB4
R11
10KΩ
C2
10V/4.7uF
R46
100Ω
+3V3
IR_OUT
TIM_CH0
4.13. GD-Link
Figure 4-13 Schematic diagram of GD-Link function
L_USB_Ctr
C100
50V/20pF
C102
50V/20pF
Y101
HC-49S-8MHz
GND
L_NRST
+3V3
GND
R102
10KΩ
C103
50V/0.1uF
R104
10KΩ
GND
C105
50V/0.1uF
C106
50V/0.1uF
C107
50V/0.1uF
C108
50V/0.1uF
R101
1MΩ
L_OSC_IN
L_OSC_OUT
L_OSC_IN
L_OSC_OUT
L_NRST
GND
+3V3
GND
1
2
3
4
JP100
1P2.54
+3V3
GND
MCU SWD
Reset
L_TMS/IO
L_TDI
L_TDO/SWO
L_TCK/CLK
L_USB_DP
L_SWDIO
L_SWDCK
L_SWDIO
L_SWDCK
+3V3
L_USB_DM
BOOT0
44
NRST
7
OSC_IN/PD0
5
OSC_OUT/PD1
6
PA0-WKUP
10
PA1
11
PA2
12
PA3
13
PA4
14
PA5
15
PA6
16
PA7
17
PA8
29
PA9
30
PA10
31
PA11
32
PA12
33
PA13/JTMS/SWDIO
34
PA14/JTCK/SWCLK
37
PA15/JTDI
38
PB0
18
PB1
19
PB2/BOOT1
20
PB3/JTDO
39
PB4/JNTRST
40
PB5
41
PB6
42
PB7
43
PB8
45
PB9
46
PB10
21
PB11
22
PB12
25
PB13
26
PB14
27
PB15
28
PC13-TAMPER-RTC
2
PC14-OSC32_IN
3
PC15-OSC32_OUT
4
VBAT
1
VDD_1
24
VDD_2
36
VDD_3
48
VDDA
9
VSS_1
23
VSS_2
35
VSS_3
47
VSSA
8
U0
GD32F103C8T6
L_TReset
L_LED1
L_LED2
L_LED1 LED0603
L_LED2 LED0603
R109
470Ω
R110
470Ω
GND
GND
R105 22R
R106 22R
R108
1MΩ
C104
50V/4700pF
L_USB_DM
L_USB_DP
GND
R107
1.5KΩ
L_USB_Ctr
VCC
1
D-
2
D+
3
ID
4
GND
5
SHELL
6
CN100
Mini_USB
+U5V

Table of Contents