EasyManua.ls Logo

IBM System/360

IBM System/360
131 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Operation
Mnemonic
Op
Code
Format
Operands
Description
Interruptions
Cond
Code
OR
OR
16
RR
Rl,R2
The
ORed
sum
of
both
opr's
into
opr
1
None
0
Result=
0
1
Result
f:.
0
OR
OJ
96
SI
Dl(Bl),12
OR
the
1
byte
from
the
instruction
stream
Prot
0
Result=
0
(8-15)
to
opr
2
Adr
1
Result~
0
Pack
PACK
F2 SS
Dl(Ll,Bl),
Change
opr
2
from
zoned
to
packed
format
Prot
Unchanged
D2(L2,
B2)
and
place
into
opr
1.
Adr
(Right
to
left
byte
by
byte)
(No
restriction
on
overlapping
fields)
(Opr
2
may
be
extended
with
hi-order
zeros
if
opr
I too
long,
thereby
inserting
zeros
in
opr
1.)
Ix
ID
Is
ID
I
I D I D
Is
I
Read
Direct
RDD
85
SI
D!(Bl),
I2
The
1
byte
from
the
instruction
stream
Privileged
Unchanged
(8-15)
is
placed
on
the
timing-signal
bus-
Oper
out,
in
a
form
of
8
timing
pulses,
along
with
Prot
a
9th
pulse
at
the
read-out
line.
The
8
bit
Adr
lines
at
the
direct-control
bus-in
lines
are
stored
in
opr
1.
Set
Program
Mask
SPM
04
RR
Rl
Opr
I (2-7)
replaces
the
cond
code
and
None
Set
by
bits
program
mask
bits
of
the
current
PSW
2
and
3
(34-39)
(Bits
0,
1
and
8-31
are
ignored
and
unchanged.)
Set
Storage
Key
SSK
08
RR
Rl,R2
Opr
1 (24-27)
replaces
the
storage
key
Privileged
Unchanged
specified
by
the
opr
2
Oper
(Opr 1
bits
0-23
and
28-31
are
ignored)
Adr
(Opr 2
bits
0-7
and
21-27
are
ignored)
Spec
(Bits
28-31
must
be
zero)
Set
System
Mask
SSM
80
SI
Dl(Bl)
Opr
1
(1
byte)
replaces
the
system
mask
Privileged
Unchanged
bits
of
the
current
PSW (0-7
).
Oper
Adr

Table of Contents

Other manuals for IBM System/360

Related product manuals