Intel 80386

IDLE
ClK
-~
ADS#
ADDR
DATA
SEL
0>
ALE
~
0
DEN#
MRDC#
MWTC#
NA#
READY#
150 ns SRAMfEPROM READ
100 ns SRAM READ
150 NS
150
ns SRAM WRITE
150
ns SRAMfEPROM READ
IDLE 150 ns SRAMfEPROM READ
NON·PIPELINED PIPELINED SRAMfEPROM
PIPELINED
PIPELINED NON·PIPELINED
READ PIPELINED
1 2
3 4
1
2 3
1
2
3
1 2 3
4
1
2 3 4
1
2
3
4
U
~
U Cf C! U-
(!
(f
Cf
If
C! U- Cf
(f
U
If
Cf
(f
U
(f
U
~
t;f
U
1'-
\l
W
\l
W
\ \
rr
"D-
W
\l
lD
u
W
\
rftf.
rJ:.tj rtJj
m
XY.'I XX
'{j
YJjJ,
'ff:I.
READ READ READ WRITE READ
READ
I'fJJfJfJ
XY.'I
XX
\
h-
+---
lr\
In
In Ir
h
1\ II
IL
V-I\
II 1\
r
f--I\
If
i\
I,
r---
1\
I,
h
1,1\
II
1\ II
1\ II
r---
1\
II
IU IU
[LJ
IU
IU
iLJ
ILII
1'-.11
ILV
ILII
lLV
IL
l!
r---
t
t
I
t
t
t
FLOAT
NO FLOAT
FLOAT
FLOAT
FLOAT
,
I I
I
I
I
G30107
Figure 6-6 .. 150-Nanosecond EPROM Timing Diagram
(
:s:::
m
:s:::
o
:::a
-<
Z
-I
m
:::a
"TI
~
Q
z
G)