Intel 80386

IDLE
SRAM
READ
SRAM READ SRAMWRITE
SRAM
READ
NON·LOCAL SRAMREAD
IDLE
NON·PIPELINED
PIPELINED
PIPELINED PIPELINED
BUS CYCLE
. PIPELINED
1 2
3 1 2
1
2 3 1 2
1 2 1 2
W W
WW
S N N N S N N N S N
N N
N N
S N N N S N N N S N N N
W W
CLK
-
V
U-U- U-
U-
LF
Lr
U-
lr
U-U-
u-
Lr Lr LF
U-
ADS#
\.1.
iII
ru La I\l
l1J
\ \ fT
~
lIJ
I\l
JJ
ADDR
XX
1'ftJI.. I~
I 'Itt
1m
IXXYXX IXXYXX
DATA
XX
XXX X mxx
xx YJ. rtU:X
xm IXXXX mx mxx xm
READ
READ
WRITE
REfD
READ
READ
SEL
XX
I'IX'IXX lX I~
xx
IBm rxmm
I 'tI:I:I:ffI
1'if!Y:I. ri
xxn
NONE SELECTED
en
1
.....
I\) ALE
In
In In
V\-v
\ II
DEN#
IL
V- rL
/11\
I,
L"
ILII
MRDC#
1/\ II \
"
\
II
MWTC# \ I
NA#
I--- I---
IU
IU IU
IU
ru
READY#
IL
/I
rL
V
IL
V- rL
1,- ~ '------
I,
IL"
GENERATED
BY NON·LOCAL
DEVICE
Figure 6-7. 100-Nanosecond SRAM Timing Diagram
1
W W
U-
\l
IXXX
mx
SRAMWRITE
NON·PIPELINED
2 3 4
S N
N N N N
U- U- U-
I'-
W
\.1.
LJ
I XXX
X
WRITE
[X
1\ If
r
l-
ru
IL-
If
G30107
(
3:
m
3:
o
:2J
-<
Z
-I
m
:2J
"TI
>
o
Z
C')