EasyManua.ls Logo

Intel D102GGC2 - Specification Changes

Intel D102GGC2
12 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Intel
®
Desktop Board D102GGC2 Specification Update
5
SPECIFICATION CHANGES
The Specification Changes listed in this section apply to the Intel
®
Desktop Board D102GGC2
Technical Product Specification (Order Number D44278). All Specification Changes will be
incorporated into a future version of that specification.
1. Change to Section 1.5.4.1, Parallel ATA IDE Interface
Section 1.5.4.1, Parallel ATA IDE Interface will change in its entirety to remove support for ATA-
133 interface as follows:
1.5.4.1 Parallel ATE IDE Interface
The IXP 450’s Parallel ATA IDE controller has two bus-mastering Parallel ATA
IDE interfaces. The Parallel ATA IDE interfaces support the following modes:
Programmed I/O (PIO): processor controls data transfer.
8237-style DMA: DMA offloads the processor, supporting transfer rates of
up to 16 MB/sec.
Ultra DMA: DMA protocol on IDE bus supporting host and target
throttling and transfer rates of up to 33 MB/sec.
ATA-66: DMA protocol on IDE bus supporting host and target throttling
and transfer rates of up to 66 MB/sec.
ATA-66 protocol is similar to Ultra DMA and is device driver compatible.
ATA-100: DMA protocol on IDE bus allows host and target throttling.
The IXP 450’s ATA-100 logic can achieve read transfer rates up to 100
MB/sec and write transfer rates up to 88 MB/sec.
NOTE
ATA-66 and ATA-100are faster timings and require a specialized cable to reduce
reflections, noise, and inductive coupling.
The Parallel ATA IDE interfaces also support ATAPI devices (such as CD-ROM
drives) and ATA devices using the transfer modes.
For information about Refer to
The location of the Parallel ATA IDE connectors Figure 7, page 44

Other manuals for Intel D102GGC2

Related product manuals