JVC AX-Z1010TN - System Control Microprocessor Peripheral Circuit; Signal Prediction Circuit; Bias Current Adjustment Circuit

™ System Control Microprocessor Peripheral Circuit
v902 © ag13
Fwoo1 ©
i seg
aso [ATGH302 1HO)
im VouNe oowT
co SELECT poe das
ST] cd VOLUME UF
yp S10 bat see :
fy B08
wating 6 Pm
| 6 Taped
cas ae TAPES,
2D OTST ines
MUTING BAT OIGTTAT COURATOST
Gi) BISITAL RELAY TUINESTAUKD
f= | (3) wuipac murine ‘THT
G3) S MUTE oD
ANALOG MUTE (OPT)(DIGITALT)
ste AUX{ OIG) TAL2)
DAT(DIGITAL3)
DATA DAC DIRECT
tO69!
OSt-
MovotsS.ad™
POWER IND
ts4BkHz LOCK
tsa4akHz LOCK
tegaKHz LOCK
SPK 1.0N
SPK 2 ON
ost
Key Matrix Output
+t av
+B of Micro
fe
Computer
Key
Matrix
Input
ie
RENGCON TES
oun D/A SELECT
Micra Computer
* (C901)
@ PIN
1c904 1¢901
@) pin
'@ Signal Prediction Circ
MSB/2SB SIGNAL
JUOGEMENT EX-OR
1C261
TCTAHC74AP
C262
EX-OR
AX-Z1010TN AX-Z1010TN
caste
TAPEL/OAT2
917
} 77, 03z0 oez1
ies DIGITAL1/¢0 OPT
jp B22 D923
ogza ces
304
— Wy orciraLeave
} vouune contact
ee} Linen rumen
—t 2508,
WW DIGS TAL3/0aT
Powe ine
| 0357 0380
AGKHZ LOCKED
aoune
ogae
A4KHZ LOCKED
943
0941 GakR2
32KHZ LOCKED - 0932
4
B2KH2
0934
—m1C102
18,
Px
aia
=
; _ ova setect tr
E Bias Current Adjustment Circuit
FULL-WAVE RECTIFICATION
POWER STAGE 'c704 o701
OUTPUT | 16702 Q7o2 BIAS CURRENT ADJUSTMENT
ores ts V caos, 1ca0a
SP1-140-01
H.O av707 I ate
Dya Q708
(No. 20115) (No. 20115)