EasyManua.ls Logo

LG CM8440 Series - Main System Block Diagram

LG CM8440 Series
79 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
3-43 3-44
2. MAIN SYSTEM BLOCK DIAGRAM
LC78615ERF+ SERVO
AM5890
Motor Drive
A,B,C,D,E,F,P
D
LD
USB_HUB_DP/DN
CS5346
MLC3730
MCS LOGIC
SPDO/SLDO/FOD/TRD
LOAD±,SLED±,
SPIN±,T,F±
OP_SW,CL_SW,UP_SW,DN_SW,D_SENSE
MOT_MUTE,CLOSE,OPEN
ADC_DATA
DAC_MCLK
/BCK/LRCK
PT_L/R
AUX_L/R
AUX
USB1
Portable
CD_DIN_DOUT
CD_R/W,
BUSY,CD_16M
,
SUBSYQ,
CD_RST
CD_MCK/BCK
/LRCK/DATA
TUNER_L/R
USB2
TUNER
FRONT
MICOM
R5F100GEAFB
VFD_STB/CLK/DO/RS T
STANDBY_LED,VOL_LED,
VFD_LED/REMOCON
USB_PWR_CTRL/VOL_A/B/
KEY1,2,3
E2PROM_CLK/DATA
TAS5548
PWM
FL±
RL±
DRIVER
IRS2092
(x 4EA)
Front : 380W x 2
Surr : 380W x 2
Woofer : 380W x 1
16.9344MHz
VFD
DIG301
IR
Receiver
LED_CTRL, FILE A/B,
SCRATCH A/B FAN CTRL,
MIC_VOL A/B
Volume/
Key
32.768KHz
MCU_CS/MCU_
RST
MUC_TX/RX
MIC_O_DATA0
(+3.3V)
(+3.3V_UCOM)
(+3.3V_CD, VCC1.2)
(+5V)
(+3.3V_RF,+3.3V_CD,+1.8V)
(+3.3V_USB)
(+5V,
+3.3V_ADC)
(+3.3V)
M
P/UP
DECK
MECHANISM
(VCC50)
12.288MHz
FR±
RR±
SW
DAC IC
AZ4580
DAC IC
AZ4580
DAC IC
AZ4580
FL
RL
FR
RR
SW
FET
IRF6775
(x 12EA)
FL
RL
FR
RR
SW1
FL
RL
SW1
I2C/EXT_MUTE/RST
PWM_MCK/BCK/
LRCK
SPENA
AGL_F/R
AGL_SW
PROTEC / SD/
DCP
OTW
TH
FAN_CTL
AMP_OSC
MCS Interface
128Mbit
SDRAM
8MByte
Serial Flash
(+3.3V_CD)
(+3.3V_CD)
CLK/DAT/CE/RST /GP O2
S4308
MIC
MIC_SIG0
MIC_SIG
(+5_MIC)
MIC_DET
MIC CODE C
ADC CODEC
BT
BT_RX, BT_CTS
EEPROM
24MHz
FL1
FL2

Related product manuals