Page 11
© 2004 Microchip Technology Incorporated. All Rights Reserved. Introduction to the dsPIC30F Architecture (Part 2) 11
Addressing Modes
l Generic Addressing Modes:
l Inherent NOP, RESET, PUSH, POP, etc.
l Literal (Immediate) up to 16 bits of data
l Register W register array (16 x 16-bit)
l Memory Direct first 4K words (8K bytes)
l Register Indirect access entire 64K data space
l with Pre-inc or Pre-dec
l with Post-inc or Post-dec
l with signed literal offset
l Register Indexed base register & index register
l Special Addressing Modes:
l Modulo (for circular buffers)
l Bit-Reversed (for FFT)
The dsPIC30F addressing modes provide a high level of flexibility and
orthogonality to make application code easy to develop and efficient to
execute.
Besides the basic addressing modes of inherent, immediate, register,
memory direct, and register indirect, the dsPIC30F also provides
various optional enhancements to indirect addressing, such as
automatic pre or post increments or decrements, signed offsets, and
indexing.
Efficient execution of DSP algorithms is supported with several special
addressing modes. A modulo addressing mode supports circular
buffers, which are used in both MCU and DSP operations. A bit-
reversed addressing mode enables fast reordering of data for Fast
Fourier Transform, or FFT operations.
To Next Page
Loading...
