EasyManua.ls Logo

MSI Z77A

MSI Z77A
88 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
2-12
BIOS Setup
My OC Gene Long duraton mantaned
Ths 󰘰eld allows you to customze Long duraton mantaned for OC Gene functon.
My OC Gene Short duraton power lmt
Ths 󰘰eld allows you to customze Short duraton power mt for OC Gene functon.
My CPU Core Voltage/ My OC Gene CPU I/O Voltage/ My OC Gene DRAM
Voltage/ My OC Gene GPU Voltage
These tems are used to spec󰘰c the voltage of CPU, Memory, GPU and chpset for
OC Gene functon.
Current CPU Core Voltage/ Current CPU I/O Core Voltage/ Current DRAM Volt-
age/ Current GPU Voltage
These tems show current CPU/ CPU I/O/ DRAM/ GPU voltage. Read-only.
DRAM Reference Clock
Ths tem allows you to spec󰘰c the DRAM Reference Clock for CPU. Please note the
overclockng behavor s not guaranteed.
DRAM Frequency
Ths tem allows you to adjust the DRAM frequency. Please note the overclockng be
-
havor s not guaranteed.
Adjusted DRAM Frequency
It shows the adjusted DRAM frequency. Read-only.
Extreme Memory Pro󰘰le (X.M.P)
Ths tem s used to enable/dsable the Intel Extreme Memory Pro󰘰le (XMP). For further
nformaton please refer to Intel’s o󰘲cal webste.
DRAM Tmng Mode
Select whether DRAM tmng s controlled by the SPD (Seral Presence Detect) EE
-
PROM on the DRAM module. Settng to [Auto] enables DRAM tmngs and the followng
“Advanced DRAM Con󰘰guraton” sub-menu to be determned by BIOS based on the
con󰘰guratons on the SPD. Selectng [Lnk] or [Unlnk] allows users to con󰘰gure the
DRAM tmngs for each channel and the followng related “Advanced DRAM Con󰘰gura-
ton” sub-menu manually.
Advanced DRAM Con󰘰guraton
Press <Enter> to enter the sub-menu.
Command Rate
Ths settng controls the DRAM command rate.
tCL
Controls CAS latency whch determnes the tmng delay (n clock cycles) of startng
a read command after recevng data.
tRCD
Determnes the tmng of the transton from RAS (row address strobe) to CAS (col
-
umn address strobe). The less clock cycles, the faster the DRAM performance.

Related product manuals