Panasonic CQ-DF783U - Page 14

Pin
No.
Port Descriptions I/O (V)
106 DVSS7 GND - 0
107 A17 Address bus of FLASH ROM O 3.3
108 A18 O 0
109 A19 O 0
110 A20 O 0
111 CVSS9 GND - 0
112 DVDD5 I/O system (3.3V) power
supply
- 3.3
113 D6 Data bus of FLASH ROM I/O 0
114 D7 I/O 0
115 D8 I/O 0
116 D9 I/O 0
117 D10 I/O 0
118 D11 Data bus of FLASH ROM I/O 0
119 D12 I/O 0
120 STAT Status signal input I 0.4
121 D13 Data path of FLASH ROM I/O 0
122 D14 I/O 0
123 D15 I/O 0
124 SQCK SOCK clock output(To
Servo DPS)
O 3.2
125 CVDD6 CORE CPU system (1.6V)
power supply
- 1.6
126
CVSS10
GND - 0
127 - - - -
128 DVSS8 I/O system (3.3V) power
supply
- 0
129 - - - -
130 DVDD6 I/O system (3.3V) power
supply
- 3.3
131 A0 Address bus of FLASH ROM O 0
132 A1 O 0
133 A2 O 3.3
134 A3 O 3.3
135 /RST Reset signal output(To
Servo DSP)
O 3.3
136 A4 Address bus of FLASH ROM O 3.3
137 A5 O 0
138 A6 O 3.3
139 A7 O 3.3
140 A8 O 0
141 A9 O 3.3
142 CVDD7 CORE CPU system (1.6V)
power supply
- 1.6
143 - - - -
14