EasyManua.ls Logo

Panasonic FP-E - Page 343

Panasonic FP-E
1334 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
High−level Instructions
3 − 79
Outline Divides 16-bit data by the divisor.
For the FP0R/FPΣ/FP−X/FP0/FP−e, the P type high−level instructions
are not available.
Program example
Ladder
Diagram
Boolean
Ladder Diagram
Address Instruction
10 F32 % , DT 10 , DT 20 , DT 30
R0
S1
DS2
Trigger
10
11
ST R 0
F32 (%)
DT 10
DT 20
DT 30
S1 16-bit equivalent constant or 16-bit area (for dividend)
S2 16-bit equivalent constant or 16-bit area (for divisor)
D 16-bit area (for quotient),
(Remainder is stored in special data register DT9015/DT90015.)
Operands
Operand
Relay Timer/Counter Register
Index
register
Constant
Inde
x
Operand
WX WY WR
WL
(*1)
SV EV DT
LD
(*1)
FL
(*2)
IX
(*3)
IY
(*4)
K H
Index
modifier
S1 A A A A A A A A A A A A A A
S2 A A A A A A A A A A A A A A
D N/A A A A A A A A A A A N/A N/A A
(*1) This cannot be used with the FP0 and FP−e.
(*2) This cannot be used with the FP0, FP−e, FP0R, FPΣ, FP−X.
(*3) With the FP0R, FPΣ,FP−X, FP2, FP2SH, and FP10SH, this is I0 to IC.
(*4) With the FP0R, FPΣ,FP−X, FP2, FP2SH, and FP10SH, this is ID.
F32
P32
(P%)
16-bit data division
[S1/S2 → D… (DT9015/DT90015)]
(%)
A: Available
N/A: Not Available
Phone: 800.894.0412 - Fax: 888.723.4773 - Web: www.clrwtr.com - Email: info@clrwtr.com