Panasonic FP-E - Page 353

High−level Instructions
3 − 89
Outline Subtracts 1 from 16-bit data.
For the FP0R/FPΣ/FP−X/FP0/FP−e, the P type high−level instructions
are not available.
Program example
Ladder
Diagram
Boolean
Ladder Diagram
Address Instruction
10
F37 −1 , DT 0
R0
Trigger
D
10
11
ST R 0
F37 (−1)
DT 0
D 16-bit area to be decreased by 1
Operands
Operand
Relay Timer/Counter Register
Index
register
Constant
Inde
x
Operand
WX WY WR
WL
(*1)
SV EV DT
LD
(*1)
FL
(*2)
IX
(*3)
IY
(*4)
K H
Index
modifier
D N/A A A A A A A A A A A N/A N/A A
(*1) This cannot be used with the FP0 and FP−e.
(*2) This cannot be used with the FP0, FP−e, FP0R, FPΣ, FP−X.
(*3) With the FP0R, FPΣ,FP−X, FP2, FP2SH, and FP10SH, this is I0 to IC.
(*4) With the FP0R, FPΣ,FP−X, FP2, FP2SH, and FP10SH, this is ID.
Explanation of example
Subtracts 1 from the contents of data register DT0 when trigger R0 turns on.
····
Bit position
·····
DT0
15
000
12
0
11
000
8
0
7
000
4
0
3
101
0
0
Original data [D]: K10
−1
····
Bit position
·····
DT0
15
000
12
0
11
000
8
0
7
000
4
0
3
100
0
1
Result [D]: K9
Description
Subtracts 1 from the 16-bit data specified by D. The result is stored in D.
Original data Result
(D) (D)− 1
F37
P37
(P−1)
(−1)
16-bit data decrement
[D − 1 → D]
A: Available
N/A: Not Available
Phone: 800.894.0412 - Fax: 888.723.4773 - Web: www.clrwtr.com - Email: info@clrwtr.com