Panasonic FP-E - Page 506

High−level Instructions
3 − 242
Outline Shifts multiple bits of a specified 16-bit data range to the right.
For the FP0R/FPΣ/FP−X/FP0/FP−e, the P type high−level instruction
“P108 (PBITR)” is not available.
Program example
Ladder
Diagram
Boolean
Ladder Diagram
Address Instruction
Trigger
F108 BITR, DT10, DT12, K 4
10
R0
nD1 D2
10
11
ST R 0
F108 (BITR)
DT 10
DT 12
K4
D1 Starting 16-bit area
D2 Ending 16-bit area
n 16-bit equivalent constant or 16-bit area to specify number of shifted bits
Operands
Operand
Relay Timer/Counter Register
Index
register
Constant
Inde
x
Inte
g
er
Operand
WX WY WR WL SV EV DT LD
FL
(*1)
I K H f
Index
modifier
Integer
device
D1 N/A A A A A A A A A A N/A N/A N/A A N/A
D2 N/A A A A A A A A A A N/A N/A N/A A N/A
n A A A A A A A A A A A A N/A A N/A
(*1) This cannot be used with the FP0R, FPΣ and FP−X.
Explanation of example
Shifts 4 bits in data range (3 words) from DT10 through DT12 to the right when trigger R0 turns on.
DT12 DT11
H0010
4 bits are shifted out.
H0212
DT10
3 words
H0030 H0232
H9001 H8011
4 bits becomes 0.
F108
P108
(PBITR)
(BITR)
Right shift of multiple bits of 16-bit data range
A
:
A
vailable
N/A: Not Available
Phone: 800.894.0412 - Fax: 888.723.4773 - Web: www.clrwtr.com - Email: info@clrwtr.com