EasyManua.ls Logo

Silicon Laboratories C8051F120 - User Manual

Silicon Laboratories C8051F120
322 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
Loading...
High-Speed Mixed-Signal ISP FLASH MCU Family
C8051F120/1/2/3/4/5/6/7
Preliminary Rev. 1.2 12/03 Copyright © 2003 by Silicon Laboratories C8051F120/1/2/3/4/5/6/7-DS12
This information applies to a product under development. Its characteristics and specifications are subject to change without notice.
ANALOG PERIPHERALS
-
SAR ADC
12-Bit (C8051F120/1/4/5)
10-Bit (C8051F122/3/6/7)
±1 LSB INL
Programmable Throughput up to 100 ksps
Up to 8 External Inputs; Programmable as Single-Ended or
Differential
Programmable Amplifier Gain: 16, 8, 4, 2, 1, 0.5
Data-Dependent Windowed Interrupt Generator
Built-in Temperature Sensor
- 8-bit ADC
Programmable Throughput up to 500 ksps
8 External Inputs (Single-Ended or Differential)
Programmable Amplifier Gain: 4, 2, 1, 0.5
- Two 12-bit DACs
Can Synchronize Outputs to Timers for Jitter-Free Wave-
form Generation
- Two Analog Comparators
- Voltage Reference
- VDD Monitor/Brown-Out Detector
ON-CHIP JTAG DEBUG & BOUNDARY SCAN
-
On-Chip Debug Circuitry Facilitates Full- Speed, Non-
Intrusive In-Circuit/In-System Debugging
- Provides Breakpoints, Single-Stepping, Watchpoints,
Stack Monitor; Inspect/Modify Memory and Registers
- Superior Performance to Emulation Systems Using ICE-
Chips, Target Pods, and Sockets
- IEEE1149.1 Compliant Boundary Scan
- Complete Development Kit
HIGH SPEED 8051 µC CORE
-
Pipelined Instruction Architecture; Executes 70% of
Instruction Set in 1 or 2 System Clocks
- Up to 100 MIPS (C8051F120/1/2/3) or 50 MIPS
(C8051F124/5/6/7) Throughput using Integrated PLL
- 2-cycle 16 x 16 MAC Engine (C8051F120/1/2/3)
- Flexible Interrupt Sources
MEMORY
-
8448 Bytes Internal Data RAM (8k + 256)
- 128k Bytes Banked FLASH; In-System programmable in
1024-byte Sectors
- External 64k Byte Data Memory Interface (programma-
ble multiplexed or non-multiplexed modes)
DIGITAL PERIPHERALS
-
8 Byte-Wide Port I/O (C8051F120/2/4/6); 5V tolerant
- 4 Byte-Wide Port I/O (C8051F121/3/5/7); 5V tolerant
- Hardware SMBus™ (I
2
C™ Compatible), SPI™, and
Two UART Serial Ports Available Concurrently
- Programmable 16-bit Counter/Timer Array with
6 Capture/Compare Modules
- 5 General Purpose 16-bit Counter/Timers
- Dedicated Watch-Dog Timer; Bi-directional Reset Pin
CLOCK SOURCES
- Internal Precision Oscillator: 24.5 MHz
- Flexible PLL technology
- External Oscillator: Crystal, RC, C, or Clock
POWER SUPPLIES
-
Supply Range: 2.7-3.6V (50 MIPS) 3.0-3.6V (100 MIPS)
- Power Saving Sleep and Shutdown Modes
100-PIN TQFP OR 64-PIN TQFP PACKAGING
-
Temperature Range: -40°C to +85°C
JTAG
128KB
ISP FLASH
8448 B
SRAM
16 x 16 MAC
('F120/1/2/3)
+
-
10/12-bit
100ksps
ADC
CLOCK / PLL
CIRCUIT
PGA
VREF
12-Bit
DAC
TEMP
SENSOR
VOLTAGE
COMPARATORS
ANALOG PERIPHERALS
Port 0
Port 1
Port 2
Port 3
CROSSBAR
DIGITAL I/O
HIGH-SPEED CONTROLLER CORE
DEBUG
CIRCUITRY
20
INTERRUPTS
8051 CPU
(50 or 100MIPS)
12-Bit
DAC
+
-
8-bit
500ksps
ADC
Port 4
Port 5
Port 6
Port 7
External Memory Interface
100 pin
64 pin
PGA
UART0
SMBus
SPI Bus
PCA
Timer 0
Timer 1
Timer 2
Timer 3
Timer 4
UART1
AMUX
AMUX

Table of Contents

Question and Answer IconNeed help?

Do you have a question about the Silicon Laboratories C8051F120 and is the answer not in the manual?

Silicon Laboratories C8051F120 Specifications

General IconGeneral
BrandSilicon Laboratories
ModelC8051F120
CategoryMicrocontrollers
LanguageEnglish

Related product manuals