EasyManua.ls Logo

Sony CDP-997 - CXD2500 AQ Pinout

Sony CDP-997
37 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
|
CDP-997
«
1C331
(CXD2500AQ)
Description
Focus
OK
input
pin.
Used
for
SENS
output
and
servo
auto
sequencer.
i
vas
FSW
Spindle
motor
output
filter
select
output
Spindle
motor
ON/OFF
control
output
Spindle
motor
servo
control
D
DS
Spindle
motor
servo
control
GFS
is
sampled
at
460
Hz.
“H”
output:
when
GFS
“H”.
“L”
output:
when
continuously
“L”
eight
times.
ii
yas
oak
VCOO
Analog
EFM
PLL
oscillation
circuit
output
Analog
EFM
PLL
oscillation
circuit
input.
fLocK=8.6436
MHz
PDO
NC
eed
NC
a
aD
NC
16
|
VPCO
1
VCKI
Clock
input
(fecenter=16.9344
MHz)
from
variable
pitch
external
VCO
7
O|—
24
RF
I
EFM
signal
input
25
BIAS
ez
Asymmetry
circuit
constant-current
input
26
ASYI
I
Asymmetry
comparator
voltage
input
27
ASYO
EFM
full
swing
output
(L=Vss,
H=Vpp)
“L”:
asymmetry
circuit
OFF.
“H”:
asymmetry
circuit
ON
Not
used
30
PSSL
Ee
Audio
data
output
mode
select
input.
“L”:
serial
output,
“H”:
parallel
output.
48-bit
slot
D/A
interface.
Word
clock
f=2Fs
48-bit
slot
D/A
interface.
LR
clock
f=Fs
tN
oO
i)
Power
supply
(+5V)
DA16
(MSB)
output
when
PSSL=1.
48-bit
slot
serial
data
(2s’COMP,
MSB
first)
when
PSSL=0.
|
oO
|
DAIS
output
when
PSSL=1.
48-bit
slot
bit
clock
when
PSSL=0.
36
DAI4
|
O
|
DA14
output
when
PSSL=1.
64-bit
slot
serial
data
(2s’COMP,
LSB
first)
when
PSSL=O0.
DA13
output
when
PSSL=1.
64-bit
slot
bit
clock
when
PSSL=0
DA12
output
when
PSSL=1.
64-bit
slot
LR
clock
when
PSSL=0
DA11
output
when
PSSL=1.
GTOP
output
when
PSSL=0.
DA10
output
when
PSSL=1.
XUGF
output
when
PSSL=0.

Other manuals for Sony CDP-997

Related product manuals