Sony SDP-EP9ES - Page 42

— 65 —
IC405, 406, 407 CXD8505BQ
ATT
FIR1
IIR
FIR2
FIR3
L.I.P
(X8)
PLM PLM
3rd order
NOISE SHAPER
AC, DC
DITHER
CLOCK
GENERATOR
ATT
FIR1
IIR
FIR2
FIR3
L.I.P
(X8)
V
SS2
R1(+)
V
SS
R1(–)
V
DD
VDD2
VSUB(C)R
DV
SSR
DV
DDR
DFV
DD1
SPLM
20/16
XSEL
SYSM ATT SHIFT LATCH INIT BCKI LRCKI DATAI VSUB(D)R DFV
SS
VSUB(D)L INAF 512F
SO
256F
SO
128F
SO
INVI INVO1 MUTER
3rd order
NOISE SHAPER
MODE
“O” DETECT
MUTE
CIRCUIT
63
64
62
61
34
TIMING
CIRCUIT
S/P
91011 12 13 14 15
16 17 18 19
20
21
22
23
24
25
26
27
28
29
30
31
32
3334353637383940414244 43454647484951
INVO2
50
52
53
54
55
56
57
58
59
60
MUTEL
TEST1
TEST2
DFV
DD2
DV
DDL
DV
SSL
VSUB(C)L
V
DD2
V
DD
VSS
VSS2
1
VSS2
2
L2(+)
V
SS
L2(–)
5
VDD
6
VDD2
7
VSUB(A)L
8
XVDD
XOUT
XIN
XV
SS
XVSS
VSUB(A)R
V
DD2
VDD
R2(–)
V
SS
R2(+)
V
SS2
L1(–)
L1(+)