EasyManua.ls Logo

Supermicro X11DPT-B - Page 83

Supermicro X11DPT-B
218 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Chapter 4: UEFI BIOS
83
The following information will be displayed:
PCI-E Port Link Status
PCI-E Port Link Max
PCI-E Port Link Speed
PCI-E Port Max (Maximum) Payload Size (Available for CPU 1 Conguration only)
Select Auto for the system BIOS to automatically set the maximum payload value for a
PCIe device specied by to user for system performance enhancement. The options are
Auto, 128B, and 256B.
IOAT Conguration
Disable TPH
TPH (TLP Processing Hint) is used for data-tagging with a destination ID and a few
important attributes. It can send critical data to a particular cache without writing through
to memory. Select No in this item for TLP Processing Hint support, which will allow a "TPL
request" to provide "hints" to help optimize the processing of each transaction occurred in
the target memory space. The options are Yes and No.
Prioritize TPH (TLP Processing Hint)
Select Yes to prioritize the TPL requests that will allow the "hints" to be sent to help facilitate
and optimize the processing of certain transactions in the system memory. The options are
Enable and Disable.
Relaxed Ordering
Select Enable to allow certain transactions to be processed and completed before other
transactions that have already been enqueued. The options are Disable and Enable.
Intel VT for Directed I/O (VT-d)
Intel® VT for Directed I/O (VT-d)
Select Enable to use Intel Virtualization Technology support for Direct I/O VT-d by reporting
the I/O device assignments to the VMM (Virtual Machine Monitor) through the DMAR
ACPI tables. This feature o󰀨ers fully-protected I/O resource sharing across Intel platforms,
providing greater reliability, security and availability in networking and data-sharing. The
options are Enable and Disable.
ACS (Access Control Services) Control
Select Enable to program Access Control Services to Chipset PCIe Root Port Bridges.
Select Disable to program Access Control Services to all PCIe Root Port Bridges. The
options are Enable and Disable.

Table of Contents

Related product manuals