EasyManua.ls Logo

Supermicro X12DAi-N6 - Page 90

Supermicro X12DAi-N6
168 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Super X12DAi-N6 User's Manual
90
CPU1 Core Disable Bitmap/CPU2 Core Disable Bitmap
The following features will display:
Available Bitmap: The available Bitmap will displayed.
Core Disable Bitmap (Hex)
Enter 0 to enable all CPU cores. Enter FFFFFFFFFFF to disable all CPU cores. Please note
that at least one core per CPU must be enabled. Disabling all cores is not allowed. The
default option is 0.
Hyper-Threading (ALL) (Available when supported by the CPU)
Select Enable to support Intel Hyper-threading Technology to enhance CPU performance.
The options are Disable and Enable.
Hardware Prefetcher
If this feature is set to Enable, the hardware prefetcher will prefectch data from the main
system memory to Level 2 cache to help expedite data transaction to enhance memory
performance. The options are Disable and Enable.
Adjacent Cache Prefetch

Disable for the CPU to prefetch both cache lines for 64 bytes. The options are Disable and
Enable. (Note: Refer to Intel’s website for detailed information.)
DCU Streamer Prefetcher
If this feature is set to Enable, the DCU (Data Cache Unit) streamer prefetcher will prefetch
data streams from the cache memory to the DCU (Data Cache Unit) to speed up data
accessing and processing to enhance CPU performance. The options are Disable and Enable.
DCU IP Prefetcher
This feature allows the system to use the sequential load history, which is based on the
instruction pointer of previous loads, to determine whether the system will prefetch additional
lines. The options are Enable and Disable.
LLC Prefetch
If this feature is set to Enable, LLC (hardware cache) prefetching on all threads will be
supported. The options are Enable and Disable.
Extended APIC (Extended Advanced Programmable Interrupt Controller)
Based on the Intel Hyper-Threading technology, each logical processor (thread) is assigned
        

performance. The options are Disable and Enable.

Related product manuals