1
MII_TCLK(Input)
MII_TXD[3]-MII_TXD[0],
MII_TXEN(Outputs)
MII_RXCLK(Input)
1
2
MII_RXD[3]-MII_RXD[0],
MII_RXDV,MII_RXER(Inputs)
AM1808
www.ti.com
SPRS653E –FEBRUARY 2010–REVISED MARCH 2014
Table 6-100. Timing Requirements for EMAC MII Receive 10/100 Mbit/s
(1)
(see Figure 6-47)
1.3V, 1.2V, 1.1V,
1.0V
NO. UNIT
MIN MAX
1 t
su(MRXD-MII_RXCLKH)
Setup time, receive selected signals valid before MII_RXCLK high 8 ns
2 t
h(MII_RXCLKH-MRXD)
Hold time, receive selected signals valid after MII_RXCLK high 8 ns
(1) Receive selected signals include: MII_RXD[3]-MII_RXD[0], MII_RXDV, and MII_RXER.
Figure 6-47. EMAC Receive Interface Timing
Table 6-101. Switching Characteristics Over Recommended Operating Conditions for EMAC MII Transmit
10/100 Mbit/s
(1)
(see Figure 6-48)
1.3V, 1.2V,
1.0V
1.1V
NO. PARAMETER UNIT
MIN MAX MIN MAX
t
d(MII_TXCLKH-
1 Delay time, MII_TXCLK high to transmit selected signals valid 2 25 2 32 ns
MTXD)
(1) Transmit selected signals include: MTXD3-MTXD0, and MII_TXEN.
Figure 6-48. EMAC Transmit Interface Timing
Copyright © 2010–2014, Texas Instruments Incorporated Peripheral Information and Electrical Specifications 191
Submit Documentation Feedback
Product Folder Links: AM1808
To Next Page
Loading...
