P6.4/CB4/A4
1
P6.5/CB5/A5
2
P6.6/CB6/A6
3
P6.7/CB7/A7
4
P7.0/CB8/A12
5
P7.1/CB9/A13
6
P7.2/CB10/A14
7
P7.3/CB11/A15
8
P5.0/A8/VRE F+/VeREF+
9
P5.1/A9/VRE F-/VeREF-
10
AVC C1
11
P5.4/XIN
12
P5.4/XOUT
13
AVSS1
14
P8.0
15
P8.1
16
P8.2
17
DVCC1
18
DVSS1
19
VCORE
20
P1.0/TA0CLK/ACLK
21
P1.1/TA0.0
22
P1.2/TA0.1
23
P1.3/TA0.2
24
P1.4/TA0.3
25
P1.5/TA0.4
26
P1.6/TA1CLK/CBOUT
27
P1.7/TA1.0
28
P2.0/TA1.1
29
P2.1/TA1.2
30
P2.2/TA2CLK/SMCLK
31
P2.3/TA2.0
32
P2.4/TA2.1
33
P2.5/TA2.2
34
P2.6/RTCCLK/DMAE0
35
P2.7/UCB0STE/UCA0CLK
36
P3.0/UCB0SIMO/UCB0SDA
37
P3.1/UCB0SOMI/UCB0SCL
38
P3.2/UCB0CLK/UCA0STE
39
P3,3/UCA0TXD/UCA0SIM
40
P3.4/UCA0RXD/UCA0S OMI
41
P3.5/TB0.5
42
P3.6/TB0.6
43
P3.7/TB0OUTH/SVMOUT
44
P4.0PM_UCB1S TE/PM_UCA1CLK
45
P4.1/PM_UCB1SIM O/PM_UCB1SDA
46
P4.2/PM_UCB1S OMI/PM_UCB1SCL
47
P4.3/PM_UCB1CLK/PM_UCA1S TE
48
DVSS2
49
DVCC2
50
P4.4/PM_UCA1TXD/PM_UCA1SIMO
51
P4.5/PM_UCA1RXD/PM_UCA1S OMI
52
P4.6/PM_N ONE
53
P4.7/PM_NONE
54
P5.6/TB0.0
55
P5.7/TB0.1
56
P7.4/TB0.2
57
P7.5/TB0.3
58
P7.6/TB0.4
59
P7.7/TB0CLK/MCLK
60
VSSU
61
PU.0/DP
62
PUR
63
PU.1/DM
64
VBUS
65
VUSB
66
V18
67
AVSS2
68
P5.2/XT2IN
69
P5.3/XT2OUT
70
TEST/SBWTCK
71
PJ.0/TDO
72
PJ.1/TDI/TCLK
73
PJ.2/TMS
74
PJ.3/TCK
75
/RST/NMI/SBWTDIO
76
P6.0/CB0/A0
77
P6.1/CB1/A1
78
P6.2/CB2/A2
79
P6.3/CB3/A3
80
U1
MSP430F5529IPNR
+3.3V
GPIO11/VERE F+
GPIO10/VER EF-
+3.3V
GN D
+3.3V
GN D
DP
PUR
DM
VBU S
VUSB
V18
GPIO1/I2C(SCL)
GPIO0/I2C(SDA)
GPIO7/PWM0
GPIO6/PWM1/SPI(CS)
GPIO3/PWM2
SDABR D
SCLBRD
+3 .3V
GPIO2/SPI(SCLK)
GPIO5/SPI(SOMI)/U ART(RXD)
GPIO4/SPI(SIMO)/UART(TXD)
PWM3
I2CPU
EXT5V_EN
EXT5V_FAULT
EXT3.3V_EN
EXT3.3V_FAULT
EFC0/GPIO12/CLOCK
AIN_B_0
AIN_B_1
GPIO9/AD C2
GPIO8/AD C3
30pF
C1
30pF
C2
2200pF
C3
GN D
33k
R1
0.1µF
C5
0.1µF
C4
GN D
0.1µF
C6
GN D
GN D
GN D
GN D
GN D
200
R2
1 2
3 4
5 6
7 8
9 10
11 12
13 14
J1
1 2
Y1
0.47µF
C7
1
2 3
50V
Q1
D1
SSF-LXH305GD-TR
Copyright © 2017, Texas Instruments Incorporated
10
SNAU228–January 2018
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
USB2ANY Schematic
Appendix A
SNAU228–January 2018
USB2ANY Schematic
Figure 9, Figure 10, and Figure 11 illustrate the USB2ANY schematics.
Figure 9. USB2ANY Schematic 1