Biostar Hi-Fi A85S3 - DRAM Timing Configuration

Hi-Fi A85S3 / Hi-Fi A75S3 / Hi-Fi A55S3 UEFI BIOS Manual
27
Core VID
This function allows you to adjust the voltage of Core.
Core DID
This is the Core Divider.
Options: Divided by 1 (Default) / Divided by 2 / Divided by 4 / Divided by 8
/ Divided by 16
Custom NB P-Stated
The item tells BIOS whether to use the setup options below this to configure
the NB P-States, or whether to configure the NB P-states automatically.
Options: Disabled (Default) / Enabled
Note: The following items appear only when you set the Custom NB P-State item
to [Enabled]
NB FID
This item sets the frequency to use for Core P-State selected. Value is
saved in the _PSS object.
Options: 400MHz ~ 3400MHz
DRAM Timing Configuration
DRAM Timing Mode
This item selects DRAM Timing Mode.
Options: Auto (Default) / DCT0 / DCT1 / Both
Note: The following items appear only when you set the DRAM Timing Mode item
to [DCT0 / DCT1 / Both]