EasyManua.ls Logo

Clevo NL41CU - Processor 12;12

Clevo NL41CU
88 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Schematic Diagrams
Processor 5/12 B - 7
B.Schematic Diagrams
Processor 5/12
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Top Swap Override
STP_A16OVR
LOW = Disable (Default)
STRAP PIN
HIGH =Enable Top Swap mode
Comet Lake U F,G/20 GPIO/HDA
HDA_SDO/HDA_SYNNC/HDA_BCLK/HDA_RST#
CAP should be close PCH
Trace Length <1"
STRAP PIN
Flash Descriptor Security Overide
Low = Enable security measures defined in the Flash Descriptor.
(Default)
High = Disable Flash Descriptor Security (override)
I2C Address: 0x2C
BOT
For BIOS Debug
20190605 EMI
20190708
20190708 Modify
BOARD ID
GPP_G5
HIGH = CML-U
LOW = WHL-U
D02 add
PCH_HDA_SPKR
SD_RCOMP
PCH_HDA_SPKR
HDA_RST#1
HDA_BITCLK#L
HDA_SYNC#L
HDA_SDOUT#L
PCH_GPP_A12
UART2_TXD
UART2_RXD
PCH_GPP_B22
PCH_GPP_B18
PCH_GPP_B16
PCH_GPP_B17
PCH_GPP_D12
BOARD_ID
UART2_RXD
UART2_TXD
BOARD_ID
I2C1_SDA
I2C1_SCL
SATA_PWR_EN FROM PCH
3.3VS
3.3VS
3.3VA
3.3VA
VDD3
3.3VS
3.3V
HDA_BITCLK23
HDA_SDIN023
HDA_SDOUT23
AZ_RST#_R23
PCH_SPKR23
HDA_SYNC23
CNVI_CLKREQ25
CNVI_RST#25
ME_WE24
SB_BLON 17
SATA_PWR_EN FROM PCH 22
SSD1_PWR_DN# 26
GPP_C12_RTD3 26
SWI# 24
CNVI_RGI_DT25
CNVI_BRI_DT25
CNVI_RGI_RSP25
CNVI_BRI_RSP25
TPM_PIRQ#22
I2C_SDA_TP29
I2C_SCL_TP29
TP_ATTN#29
INTP_OU T19
ASM1543_I_SEL0 20
ASM1543_I_SEL1 20
I2C1_SDA19
I2C1_SCL19 ANX7411_TEST_R 19
3.3VS2,5,7,8,9,14,15,16,17,21,23,24,26,29,30,35,37
3.3VA4,5,7,8,9,12,22,23,30,33
VDD35,8,9,12,21,22,23,24,25,26,29,30,31,32,33,35,37,38
3.3V2,9,17,18,19,20,22,26,27,29,30,33,35,36,37
Title
Size Document Number R e v
Date: Sheet
of
6-71-NL4C0-D02
D02
[06] CML U F,G/20 GPIO/HDA
A3
644Friday, August 16, 2019
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
NL40CU
Title
Size Document Number R e v
Date: Sheet
of
6-71-NL4C0-D02
D02
[06] CML U F,G/20 GPIO/HDA
A3
644Friday, August 16, 2019
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
NL40CU
Title
Size Document Number R e v
Date: Sheet
of
6-71-NL4C0-D02
D02
[06] CML U F,G/20 GPIO/HDA
A3
644Friday, August 16, 2019
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
NL40CU
T23
R141 *20K_04
T61
R172 200_1%_04
R154 *0_04
C272
*22p_25V_NPO_02
R413 *10K_04
T26
R152 *0_04
T28
R414 *10K_04
R244 *0402_short
T59
7 of 20
U1G
CML_U_IP_CCG
HDA_SYNC/I2S0_SFRM
BN34
HDA_RST#/I2S1_SCLK/SNDW1_CLK
BL35
I2S1_SFRM/SNDW 2_CLK
BL37
HDA_SDI0/I2S0_RXD
BN35
GPP_A16/SD_1P8_SEL
BY31
I2S1_TXD/SNDW2_DATA
BL34
SD_3P3_RCOMP
CM34
SD_1P8_RCOMP
CK33
HDA_BCLK/I2S0_SCLK
BN37
GPP_G5/SD_CD#
CH35
GPP_H3/I2S2_RXD/CNV_BT_I2S_SDO
CH30
GPP_G7/SD_WP
CK34
GPP_D20/DMIC_DATA0/SNDW4_DATA
CN24
GPP_G6/SD_CLK
CK36
GPP_D19/DMIC_CLK0/SNDW4_CLK
CP24
GPP_D18/DMIC_DATA1/SNDW3_DATA
CJ25
GPP_D17/DMIC_CLK1/SNDW3_CLK
CK25
GPP_G3/SD_DATA2
CM35
HDA_SDO/I2S0_TXD
BN36
GPP_G4/SD_DATA3
CN35
GPP_H0/I2S2_SCLK/CNV_BT_I2S_SCLK
CH32
GPP_G1/SD_DATA0
CL35
GPP_G2/SD_DATA1
CL36
HDA_SDI1/I2S1_RXD/SNDW 1_DATA
BL36
GPP_H1/I2S2_SFRM/CNV_BT_I2S_BCLK/CNV_RF_RESET#
CJ32
GPP_G0/SD_CMD
CH36
GPP_D23/I2S_MCLK
CK23
GPP_H2/I2S2_TXD/CNV_BT_I2S_SDI/MODEM_CLKREQ
CH29
GPP_B14/SPKR
CF35
GPP_A17/SD_VDD1_PWR_EN#/ISH_GP7
BW36
R243 33_04
R242 33_04
R426 *0_06
R245 *10K_04
R415 0_04
R157 10K_04 FOR CML
T69
D15 RB751S-40C2
A C
T27
6 of 20
U1F
CML_U_IP_CCG
GPP_C19/I2C1_SCL
CJ12
GPP_C16/I2C0_SDA
CM11
GPP_C13/UART1_TXD/ISH_UART1_TXD
CH12
GPP_B17/GSPI0_MISO
CE27
GPP_D5/ISH_I2C0_SDA
CK22
GPP_D16/ISH_UART0_CTS#/SML0BALERT#
CR24
GPP_D10/ISH_SPI_CLK/GSPI2_CLK
CR22
GPP_A20/ISH_GP2
CA37
GPP_H9/I2C4_SCL
CJ31
GPP_D9/ISH_SPI_CS#/GSPI2_CS0#
CN22
GPP_D11/ISH_SPI_MISO/GSPI2_MISO
CM22
GPP_B16/GSPI0_CLK
CE28
GPP_A7/PIRQA#/GSPI0_CS1#
CC32
GPP_F4/CNV_BRI_DT
CJ20
GPP_D6/ISH_I2C0_SCL
CH20
GPP_A12/ISH_GP6/BM_BUSY#/SX_EXIT_HOLDOFF#
BW37
GPP_F5/CNV_BRI_RSP
CK20
GPP_H7/I2C3_SCL
CH28
GPP_H10/I2C5_SDA/ISH_I2C2_SDA
CJ27
GPP_B15/GSPI0_CS0#
CC27
GPP_A22/ISH_GP4
CA35
GPP_C23/UART2_CTS#
CM12
GPP_B21/GSPI1_MISO
CC30
GPP_H8/I2C4_SDA
CJ30
GPP_C18/I2C1_SDA
CK12
GPP_B20/GSPI1_CLK
CC29
GPP_H6/I2C3_SDA
CH27
GPP_D15/ISH_UART0_RTS#/GSPI2_CS1#
CM23
GPP_B22/GSPI1_MOSI
CA30
GPP_A21/ISH_GP3
CA36
GPP_H5/I2C2_SCL
CF29
GPP_A23/ISH_GP5
CA34
GPP_F7/CNV_RGI_RSP
CH19
GPP_D7/ISH_I2C1_SDA
CH22
GPP_C22/UART2_RTS#
CN12
GPP_C12/UART1_RXD/ISH_UART1_RXD
CG12
GPP_A19/ISH_GP1
BW34
GPP_A11/PME#/GSPI1_CS1#/SD_VDD2_PWR_EN#
CA32
GPP_C17/I2C0_SCL
CN11
GPP_D13/ISH_UART0_RXD
CM24
GPP_D12/ISH_SPI_MOSI/GSPI2_MOSI
CP22
GPP_C21/UART2_TXD
CP12
GPP_C15/UART1_CTS#/ISH_UART1_CTS#
CG14
GPP_C14/UART1_RTS#/ISH_UART1_RTS#
CF12
GPP_B18/GSPI0_MOSI
CE29
GPP_A18/ISH_GP0
BW35
GPP_H4/I2C2_SDA
CF27
GPP_H11/I2C5_SCL/ISH_I2C2_SCL
CJ29
GPP_B19/GSPI1_CS0#
CA31
GPP_F6/CNV_RGI_DT
CG19
GPP_D8/ISH_I2C1_SCL
CJ22
GPP_D14/ISH_UART0_TXD
CN23
GPP_C20/UART2_RXD
CR12
R394 33_04
R530 2.2K_04
R417 0_04
T72
T35
C390
*2p_25V_NPO_02
R161 100K_04
R160 10K_04 FOR WHL
T29
T71
R155 *1K_04
R531 2.2K_04
T24
R395 33_04
R135 1K_04
R191 *10K_04
R151 *10K_04
Sheet 6 of 43
Processor 5/12

Related product manuals