EasyManua.ls Logo

Clevo NS50PU - Processor 11;13

Clevo NS50PU
96 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
eDP PANEL
DIFF=85ohm
HDMI
BOT NEAR TO CPU
ADL-P DDI, TCP
TBT LSX #0 PINS VCCIO CONFIGURATION
HIGH: 3.3V
LOW: 1.8V
WEAK INTERNAL PD 20K
SAMPLING - RSMRSTB
TBT LSX #1 PINS VCCIO CONFIGURATION
HIGH: 3.3V
LOW: 1.8V
WEAK INTERNAL PD 20K
SAMPLING - RSMRSTB
TBT LSX #2 PINS VCCIO CONFIGURATION
HIGH: 3.3V
LOW: 1.8V
WEAK INTERNAL PD 20K
SAMPLING - RSMRSTB
TBT LSX #3 PINS VCCIO CONFIGURATION
HIGH: 3.3V
LOW: 1.8V
WEAK INTERNAL PD 20K
SAMPLING - RSMRSTB
DIFF=85ohm
TBT
Board ID
65993AD65993AE
R478
R476
10K
10K
X
X
TCP_RCOMP
DDIA_RCOMP
DDIB_RCOMP
HDMI_CTRLCLK
HDMI_CTRLDATA
GPP_A21
TBT_LSX0_RXD
GPP_E21_STRAP
TBT_LSX0_RXD GPP_E21_STRAP GPP_D10_STRAP
GPP_D10_STRAP
GPP_D12_STRAP
GPP_D12_STRAP
GPP_D11
3.3V
3.3VS
3.3VA 3.3VA 3.3VA 3.3VA
3.3VA
3.3VS
EDP_AUXP[22]
EDP_AUXN[22]
EDP_TXP_3[22]
EDP_TXN_3[22]
EDP_TXN_1[22]
EDP_TXP_0[22]
EDP_TXN_0[22]
EDP_TXP_1[22]
EDP_TXP_2[22]
EDP_TXN_2[22]
EDP_HPD[22]
NB_ENAVDD[22]
EDP_BRIGHTNESS[22]
BLON[22]
HDMI_HPD[17]
HDMI_DATA0P[17]
HDMI_DATA0N[17]
HDMI_DATA1P[17]
HDMI_DATA1N[17]
HDMI_DATA2P[17]
HDMI_DATA2N[17]
HDMI_CLOCKP[17]
HDMI_CLOCKN[17]
HDMI_CTRLCLK[17]
HDMI_CTRLDATA[17]
THERM_VOLT_CPU [23]
3.3VS[5,6,8,9,10,11,15,16,17,18,19,20,21,22,25,26,27,29,31,33,36,40]
3.3V[18,19,20,22,27,28,31,33,36,37,38,39,40]
LID_SW#[22,23,24,31]
TCP0_AUX_DP [29]
TCP0_AUX_DN [29]
TCP0_TXRX1_DP [29]
TCP0_TXRX1_DN [29]
TCP0_TXRX0_DP [29]
TCP0_TXRX0_DN [29]
TBT_LSX0_TXD[29]
TBT_LSX0_RXD[29]
3.3VA[5,7,8,9,10,11,13,21,22,28,29,30,34,35,39,40]
TCP0_TX1_DP [29]
TCP0_TX1_DN [29]
TCP0_TX0_DP [29]
TCP0_TX0_DN [29]
SSD2_PCIE_WAKE#[19]
Title
Size
Document Number R e v
Date: Sheet
of
6-71-NS5P0-D02
D01
[04] ADL-P ,DDI, TCP
Custom
449Thursday, February 10, 2022
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
NS50PU
Title
Size
Document Number R e v
Date: Sheet
of
6-71-NS5P0-D02
D01
[04] ADL-P ,DDI, TCP
Custom
449Thursday, February 10, 2022
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
NS50PU
Title
Size
Document Number R e v
Date: Sheet
of
6-71-NS5P0-D02
D01
[04] ADL-P ,DDI, TCP
Custom
449Thursday, February 10, 2022
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
NS50PU
R478 10K_04
TPS65993AE
R87 100K_04
R252 *0_04
RT1
EWTF02-104F4F-N
P/N = 6-17-10400-730
100K_1%_NTC_04
1 2
R476 *10K_04
TPS65993ADY
R483
*4.7K_04
R430 150_1%_04
R152
100K_04
R153 2.2K_04
R175 100K_04
R174 100K_04
R158 1K_04
R431 150_1%_04
R159 *0_04
C295
*1u_6.3V_X5R_02
R453
*4.7K_04
R446
20K_1%_04
BMAP_REV = 0.52
NA_71925
U16A
IC
INS26500852
1 OF 22
CPU
EL21
EDP_BKLTCTL
EN21
EDP_BKLTEN
ET21
VDDEN
DY49
GPP_A15/USB_OC2#/DDSP_HPD4/DISP_MISC4
DY47
GPP_A14/USB_OC1#/DDSP_HPD3/DISP_MISC3
EB51
GPP_A20/DDSP_HPD2/DISP_MISC2
EB49
GPP_A19/DDSP_HPD1/DISP_MISC1
DY54
GPP_A17/DISP_MISCC
FA37
GPP_D12/ISH_SPI_MOSI/DDP4_CTRLDATA/TBT_LSX3_RXD/BSSB_LS3_TX/GSPI2_MOSI
EY37
GPP_D11/ISH_SPI_MISO/DDP4_CTRLCLK/TBT_LSX3_TXD/BSSB_LS3_RX/GSPI2_MISO
EV37
GPP_D10/IS H_SPI_CLK /DDP3_CTRLD ATA/TB T_LSX2_RX D/BSSB _LS2_TX/G SPI2_CLK
FC37
GPP_D9/ISH_SPI_CS#/DDP3_CTRLCLK/TBT_LSX2_TXD/BSSB_LS2_RX/GSPI2_CS0#
EN26
GPP_E21/DDP2_CTRLDATA/TBT_LSX1_RXD/BSSB_LS1_TX
EL26
GPP_E20/DDP2_CTRLCLK/TBT_LSX1_TXD/BSSB_LS1_RX
ET26
GPP_E19/DDP1_CTRLDATA/TBT_LSX0_RXD/BSSB_LS0_TX
ER26
GPP_E18/DDP1_CTRLCLK/TBT_LSX0_TXD/BSSB_LS0_RX
DV52
GPP_A22/DDPC_CTRLDATA
DV54
GPP_A21/DDPC_CTRLCLK
EB47
GPP_A18/DDSP_HPDB/DISP_MISCB
EL46
GPP_H17/DDPB_CTRLDATA
EK46
GPP_H15/DDPB_CTRLCLK/PCIE_LINK_DOWN
AE8
DDIB_AUXN
AE6
DDIB_AUXP
AH8
DDIB_TXN_0
AH6
DDIB_TXP_0
AK8
DDIB_TXN_1
AK6
DDIB_TXP_1
AM8
DDIB_TXN_2
AM6
DDIB_TXP_2
AP8
DDIB_TXN_3
AP6
DDIB_TXP_3
EV25
GPP_E14/DDSP_HPDA/DISP_MISC_A
ET23
GPP_E23/DDPA_CTRLDATA
ER23
GPP_E22/DDP A_CTRLCLK/DNX _FORCE_RELO AD
AG3
DDIA_AUXN
AF3
DDIA_AUXP
AD1
DDIA_TXN_0
AF1
DDIA_TXP_0
AD3
DDIA_TXN_1
AB3
DDIA_TXP_1
AB1
DDIA_TXN_2
AA1
DDIA_TXP_2
AA3
DDIA_TXN_3
W3
DDIA_TXP_3
DJ1
DISP_UTILS_1
AL1
DDIB_RCOMP
AJ1
DDIA_RCOMP
AF32
DISP_UTILS_2
AM1
TCP_RCOMP
AL3
VSS_589
BU1
TCP3_AUX_N
BR1
TCP3_AUX_P
BR3
TCP3_TX_N0
BN3
TCP3_TX_P0
BV3
TCP3_TX_N1
BU3
TCP3_TX_P1
BU6
TCP3_TXRX_N0
BU8
TCP3_TXRX_P0
BW6
TCP3_TXRX_N1
BW8
TCP3_TXRX_P1
BK1
TCP2_AUX_N
BH1
TCP2_AUX_P
BH3
TCP2_TX_N0
BG3
TCP2_TX_P0
BM3
TCP2_TX_N1
BK3
TCP2_TX_P1
BL6
TCP2_TXRX_N0
BL8
TCP2_TXRX_P0
BN6
TCP2_TXRX_N1
BN8
TCP2_TXRX_P1
AU1
TCP1_AUX_N
AR1
TCP1_AUX_P
AW3
TCP1_TX_N0
AU3
TCP1_TX_P0
AR3
TCP1_TX_N1
AP3
TCP1_TX_P1
AY6
TCP1_TXRX_N0
AY8
TCP1_TXRX_P0
AV6
TCP1_TXRX_N1
AV8
TCP1_TXRX_P1
BD1
TCP0_AUX_N
BB1
TCP0_AUX_P
BE3
TCP0_TX_N0
BD3
TCP0_TX_P0
BB3
TCP0_TX_N1
AY3
TCP0_TX_P1
BG6
TCP0_TXRX_N0
BG8
TCP0_TXRX_P0
BE6
TCP0_TXRX_N1
BE8
TCP0_TXRX_P1
R448
*4.7K_04
R482
*4.7K_04
R154 2.2K_04
R450
100K_04
R429 2.2K_1%_04
Sheet 4 of 49
Processor 3/13
Schematic Diagrams
Processor 3/13 B - 5
B.Schematic Diagrams
Processor 3/13