Denon DCD-425 - Microcontroller and Servo IC Functions

CXD2500BQ (C201)
32k RAN
SERIAL /PARALLEL
PROCESSOR
NOISE fe 18-TIMES ]
OVERSAMPLING|
SHAPER FILTER
CXD2500BQ Terminal Function
Input terminal for OK focussing. Use for Servo-autosequencer.
Output to shift output filter for spindle motor.
ON/OFF control output for spindle motor.
Servo control for spindle motor.
Servo control for spindle motor.
by 460 Hz and if itis "H", outputs “H”: if itis continuously "L" 8 times, outputs "L”.
_
Oscillation circuit output for analog EFM PLL.
Oscillation circuit input for analog EFM PLL, flock= 8.6436MHz
TEST terminal. Normally GND.
Charge pump output for analog EFM PLL.
o
fe)
p
N
Charge pump output for variable pitch PLL.
i
Charge pump output for master PLL.
PMG GNDS so ei oe er ee ee Se |
nalog power supply (+5V).
ferMsignalinnt, ==
Asymmetry circuit constant current input.
nN wo
z 8
Og
VCO control voltage input for master.
A
g
vw v1
a
Ee
ee
ee
Gnome
ee
ee
(le
ORE
el
ag ea
ne
ee
ee
eee
Audio
data
output
mode
shifting
input.
L:
Serial
output,
H:
Parallel output.
At PSSL=1 for DA16 (MBS) output; PSSL=0 for serial data of 48-bit slot. (2s‘;COMP, MSB first).
At PSSL=1 for DA15 output; PSSL=0 for bit clock of 48-bit slot.
At PSSL=1 for DA14 output; PSSL=0 for serial'data of 64-bit slot. (2S'COMP, LSB first).
At PSSL=1 for DA13 output; PSSL=0 for bit clock of 64-bit slot.
At PSSL=1 for DA12 output; PSSL=0 for LR clock of 64-bit slot.
At PSSL=1 for DA10 output; PSSL=0 for XUGF output.
At PSSL=1 for DA7 output; PSSL=0 for RFCK output.
GRIER cen enc es ge ea lace ae ee
Selection input terminal of X'tal. “L" for 16.9344MHz; H for 33.8688MHz.
26
27
28
z (o)
>> [> NjIN1H <|<|<
m{o
30 | PSSL
31__| WOCK
32__| LRCK
i¥j8]
DAI6
DA15
DA14
DA13
DA12
w oo
<
34
44 [pace |
| 0 |
Lo |
| o |
| o |
an
0 |
[pace sd
[pani dC
rapTR. sd |
[APTL_ |
Sa ae
Cs a
IxTao |
Ixtse
lrsttT | |
Re
| o |
pees
|_o |
Oe
| 0 |
| o |
Leer
ese)
| 0 |
ae
He
es
35
36
37
39
40
41
42
43
45
54
7
9
3.
5
[Moz
e_|sack
[DATA
DATA
XLAT
ol terminal.
When emphasized playback disc, output H; otherwise outputs L.
Sub Q 80-bit and PCM peak jevei data 16-bit output.
Clock input for SQSO read-out.
[1 [system resetinput Resetsatl.
P1 [inputofserialdatatromOPU
[1 [input ofiatch trom CPU. Latches serial data atfaling
Ivo dT Power supply (+5V).
Se
sen | [SENSinputtromssp,
fown |
| o |
[20
izew
Pt
4
4
5
5
§
5
6
6
6:
7
8
2
3
4,
CNIN
[pao
fouKo |
[mina |
=) 5
(o)
70
71
72
73
74
76
76
7
78
79
f°) rt
x [e)
0CD0-425/335
17