EasyManua.ls Logo

Denon DCD-660 - Page 27

Denon DCD-660
42 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Terminal
Symbol
Zz
°o
VO
Terminal
Function
X'tal
oscillation
circuit
input.
By
selecting
of
mode,
f=16.9344MHz
or
33.8688MHz.
Selection
input
terminal
of
X'tal.
"L”
for
X'tal
16.9344MHz;
H
for
33.8688MHz.
2/3
Dividing
output
of
53
and
54
terminal.
No
change
by
variable
pitch.
4.2336MHz
output.
When
variable
pitched,
simultaneously
changes.
16.9344MHz
output.
When
variable
pitched,
simultaneously
changes.
Digital-out
ON/OFF
control.
ON
at
H;
OFF
at
L.
Digital-out
output
terminal.
Vss
XTAO
XTSL
F
QO
RRRPp
4M
C16M
~~
DOUT
EMPH
WFCK
SCOR
When
playback
disc
emphasized,
outputs
H;
otherwise
outputs
L.
WECK
(
Write
Flame
Clock)
output.
Output
of
subcode
sync.
S0+S1.
H
output
when
either
one
detected.
Serial
output
of
Sub
P~W.
Clock
iutput
for
SBSO
read-out.
Output
for
Sub
Q
80
bits
and
PCM
peak
level
16
bits.
Clock
input
for
SQSO
read-out.
Mute
at
H;
remove
mute
at
L.
SENS
output.
Outputs
to
CPU.
System
reset
input.
Resets
at
"L".
EXCK
i
{
ei
|
cp
,
70
XRST
71
DATA
XLAT
Input
of
serial
data
from
CPU.
~J
N
Input
for
latch
from
CPU.
Latches
serial
data
at
release.
Power
supply
(+5V).
Serial
data
transfer
clock
input
from
CPU.
SENS
input
from
SSP.
Input
of
tracking
pulse.
Serial
data
output
to
SSP.
Serial
data
latch
output
to
SSP.
Serial
data
transfer
clock
output
to
SSP.
Mirror
signal
input.
Use
for
track
jump
for
over
128
tracks,
using
autosequencer.
~]
wo
<
=) =]
74
|
CLOK
CNIN
77.
|
DATO
78
|
XLTO
79
|
CLKO
76
ws
a
O/A
i
dala
processor
|
Se
|
CXD2500Q
generator
Olattas
PLL
€Fiu
vari-pcten
demodulator
souble
190k
FE
Processor
E
erlal/paraltel
(I
tliter
27
Lie
ee}
1
RMT
UN
IN
SU
ETE
ey

Related product manuals