EasyManua.ls Logo

Denon DNP-800NE - Page 25

Denon DNP-800NE
65 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Pin I/O Port Name I/O STBY MODE Function
NORMAL NETWORK
108 AIOS4_
WAKEUP
PE3 O O/L O/H Ethernet(LEGO) control pin for
Standby(High:Normal,Low:Deep
Standby)
109 AIOS4_STBY_
STATUS
PE2/RXD12/IRQ7-DS/
AN0
I/O Status pin for UART communication
with LEGO(L:not-available, H:
available)
110 DAC1_RESET PE1/TXD12 O O/L O/L DNP800 : reset for PCM1795
111 NET3V3_
POWER
PE0 O O/L O/H "P3V_UCOM" to "NET3.3V" Power
Supply Control
112 FPGA_S_
TEST_3
P64 I I I DNP800: for FPGA
113 FPGA_S_
TEST_4
P63 I I I DNP800: for FPGA
114 FPGA_S_
TEST_5
P62 I I I DNP800: for FPGA
115 FPGA_DSD_
PCM
P61 I I I DNP800: for FPGA
116 VSS VSS Ground Pin
117 FPGA_INT_EXT P60 I I I DNP800: for FPGA
118 VCC VCC Power Supply Pin
119 FPGA_MODE1 PD7/IRQ7/AN7 O O/L O/L DNP800: for FPGA
120 FPGA_MODE2 PD6/IRQ6/AN6 O O/L O/L DNP800: for FPGA
121 FPGA_MODE3 PD5/IRQ5/AN013 O O/L O/L DNP800: for FPGA
122 FPGA_MODE4 PD4/IRQ4/AN012 O O/L O/L DNP800: for FPGA
123 FPGA_MODE5 PD3/IRQ3/AN011 I/O O/L O/L DNP800: for FPGA
124 FPGA_MODE6 PD2/IRQ2/AN010 I/O O/L O/L DNP800: for FPGA
125 FPGA_FS0 PD1/IRQ1/AN009 I/O O/L O/L DNP800: for FPGA
126 FPGA_FS1 PD0/TIOCA7/IRQ0/
AN008
I/O O/L O/L DNP800: for FPGA
127 FPGA_MCK_
FS_CONT
P93/AN017 O O/L O/L DNP800: for FPGA
128 FPGA_FS384_
CONT
P92/RXD7/AN016 O O/L O/L DNP800: for FPGA
129 FPGA_DAC_
FS_CONT
P91/AN015 O O/L O/L DNP800: for FPGA
130 VSS VSS Ground Pin
131 FPGA_
EMPHASIS
P90/TXD7/AN014 I I I DNP800: for FPGA
132 VCC VCC Power Supply Pin
133 LED_RED P47/IRQ15-DS/AN007 O O/L O/H RED LED Control
134 LED_GREEN P46/IRQ14-DS/AN006 O O/L O/L GREEN LED Control
135 HP_DET P45/IRQ13-DS/AN005 I I I H/P Plug Insert Detection
136 REGION P44/IRQ12-DS/AN004 I I I Region Discrimination Input
137 KEY3 P43/IRQ11-DS/AN003 I I I Key Control Signal Input Pin (When
standby mode, set to inturrupt)
138 KEY2 P42/IRQ10-DS/AN002 I I I Key Control Signal Input Pin (When
standby mode, set to inturrupt)
Pin I/O Port Name I/O STBY MODE Function
NORMAL NETWORK
139 KEY1 P41/IRQ9-DS/AN001 I I I Key Control Signal Input Pin (When
standby mode, set to inturrupt)
140 VREFL0 VREFL0 I I I Ground Pin
141 HP_ON/OFF P40/IRQ8-DS/AN000 O O/L O/L H/P Circuit ON/OFF Control
142 VREFH0 VREFH0 Power Supply Pin
143 AVCC0 AVCC0 Power Supply Pin
144 OPEN P07/IRQ15 OPEN
Before Servicing
This Unit
Electrical Mechanical Repair Information Updating
25

Other manuals for Denon DNP-800NE

Related product manuals