EasyManuals Logo

Intel 80286 User Manual

Intel 80286
515 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #359 background imageLoading...
Page #359 background image
OVERVIEW OF NUMERIC PROCESSING
As
shown
in
figure
1-2,
the 80287 NPX
is
divided internally into
two
processing elements; the
Bus
Interface Unit (BIU) and the Numeric Execution Unit (NEU). The
two
units operate independently
of one another: the BIU receives and decodes instructions, requests operand transfers with memory,
and executes processor control instructions, whereas the
NEU
processes individual numeric
instructions.
The
BIU handles all of the status and signal lines between the
80287
and the 80286. The NEU executes
all instructions that involve the register stack. These instructions include arithmetic, logical, transcen-
dental, constant, and data transfer instructions. The data path in the
NEU
is
84
bits
wide
(68 fraction
bits, 15 exponent bits, and a sign bit), allowing internal operand transfers to be performed at very high
speeds.
The 80287 executes a single numeric instruction at· a time. Before executing most ESC instructions,
the 80286 tests the BUSY pin and, before initiating the command, waits until the 80287 indicates that
it
is
not busy. Once initiated, the 80286 continues program execution, while the 80287 executes the
numeric instruction. Unlike the 8087, which required
aWAIT
instruction to test the BUSY signal
before each ESC opcode, these WAIT instructions are permissible, but not necessary,
in
80287
programs.
In all cases, a WAIT or ESC instruction should
be
inserted after any 80287 store
to
memory (except
FSTSW or FSTCW)or load from memory (except FLDENV, FLDCW, or FRSTOR) before the 80286
reads or changes the memory value.
When needed, all data transfers between memory and the 80287
NPX
are performed
by
the 80286
CPU, using its Processor Extension Data Channel. Numeric data transfers performed
by
the 80286
use the same timing as any other bus cycle, and all such transfers come under the supervision of the
DATA
STATUS
ADDRESS
OPERANDS
QUEUE
MICROCODE
CONTROL
UNOT
T
G
w
o
o
II
I-
III
1-----;'51
REGISTER
STACK
_____
L
_____
...!!II!!.
____
.J
Figure 1-2.
80287
NPX Block Diagram
1-7
G30108
pcjs.org

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel 80286 and is the answer not in the manual?

Intel 80286 Specifications

General IconGeneral
Processor TypeMicroprocessor
Clock Speed6 MHz to 25 MHz
Transistor Count134, 000
Addressable Memory16 MB
Instruction Setx86
Architecturex86
Data Bus Width16-bit
Address Bus Width24-bit
Operating ModesReal mode, Protected mode
Process Technology1.5 µm
Voltage5V
Introduced1982
Package68-pin PGA

Related product manuals