NCR Decision Mate V - Page 22

Figure 2.4 DMA cycle tim ing
DMA CYCLE CIByte from FDC — MEMORY)
£