- 21 - Hardware Installation
Relion 2908GT Chassis Manual
5 Installing the Memory
Read the following guidelines before you begin to install the memory:
• Make sure that the motherboard supports the memory. It is recommended that memory of the
same capacity, brand, speed, and chips be used.
• Always turn off the computer and unplug the power cord from the power outlet before installing
the memory to prevent hardware damage.
• Memory modules have a foolproof design. A memory module can be installed in only one
direction. If you are unable to insert the memory, switch the direction.
2-5-1 Triple Channel Memory Configuration
The system provides 24 DDR4 memory sockets for per CPU and supports Triple Channel Technology. When
the memory is installed, the BIOS will automatically detect the specifications and capacity of the memory.
Enabling Triple Channel memory mode will be triple of the original memory bandwidth.
The twenty-four DDR4 memory sockets are divided into three channels each channel has two memory
sockets as following:
Channel 1: DIMM_P0_A0/DIMM_P0_A1/DIMM_P0_A2 (For pimary CPU);
DIMM_P1_E0/DIMM_P1_E1/DIMM_P1_E2 (For secondary CPU)
Channel 2: DIMM_P0_B0/DIMM_P0_B1/DIMM_P0_B2 (For pimary CPU);
DIMM_P1_F0/DIMM_P1_F1/DIMM_P1_F (For secondary CPU)
Channel 3: DIMM_P0_C0/DIMM_P0_C1/DIMM_P0_C2 (For pimary CPU);
DIMM_P1_G0/DIMM_P1_G1/DIMM_P1_G2 (For secondary CPU)
Channel 4: DIMM_P0_D0/DIMM_P0_D1/DIMM_P0_D2 (For pimary CPU);
DIMM_P1_H0/DIMM_P1_H1/DIMM_P1_H2 (For secondary CPU)
DIMM_P0_B2
DIMM_P0_B1
DIMM_P0_B0
DIMM_P0_A2
DIMM_P0_A1
DIMM_P0_A0
DIMM_P1_H2
DIMM_P1_H1
DIMM_P1_H0
DIMM_P1_G2
DIMM_P1_G1
DIMM_P1_G0
DIMM_P1_E0
DIMM_P1_E1
DIMM_P1_E2
DIMM_P1_F0
DIMM_P1_F1
DIMM_P1_F2
DIMM_P0_C0
DIMM_P0_C1
DIMM_P0_C2
DIMM_P0_D0
DIMM_P0_D1
DIMM_P0_D2
Type
Ranks Per
DIMM and
Data Width
Speed (MT/s);
Slot Per Channel (SPC) and DIMM Per Channel (DPC)
3 Slot Per Channel
1DPC 2DPC 3DPC
RDIMM SRx4 2133 1866 1600
RDIMM SRx8 2133 1866 1600
RDIMM DRx8 2133 1866 1600
RDIMM DRx4 2133 1866 1600
LRDIMM QRx4 2133 2133 1600
To Next Page
Loading...
