QMTECH XILINX SPARTAN-7

To Next Page

QM_Spartan-7 Development Board User Manual V01

XILINX SPARTAN-7 CORE BOARD

USER MANUAL

Preface

The QMTech® Spartan-7 Core Board uses Xilinx XC7S15 device to demonstrate the newest

addition to the Cost-Optimized Portfolio, offer the best in class performance per watt, along

with small form factor packaging to meet the most stringent requirements. These devices

feature a MicroBlaze™ soft processor running over 200 DMIPs with 800Mb/s DDR3 support

built on 28nm technology. Additionally, Spartan-7 devices offer an integrated ADC, dedicated

security features, and Q-grade (-40 to +125°C) on all commercial devices. These devices are

ideally suited for industrial, consumer, and automotive applications including any-to-any

connectivity, sensor fusion, and embedded vision.

Need help?

Do you have a question about the QMTECH XILINX SPARTAN-7 and is the answer not in the manual?

Summary

Preface

QMTech Spartan-7 Core Board Overview

Introduces the QMTech® Spartan-7 Core Board, its features like MicroBlaze processor, DDR3 support, and application suitability.

Introduction

Document Scope

Details the scope of the user manual, covering the QM_Spartan-7 board and Xilinx Vivado 2018.2 setup.

Kit Overview

Lists the key parameters and components of the QM_Spartan-7 development board.

Getting Started

Install Development Tools

Guides users through installing necessary software and hardware for the QM_Spartan-7 board, including Vivado and cables.

Program FPGA

Explains how to program the FPGA using the Bitstream (*.bit) file or load the *.mcs file into the on-board SPI flash.

QM_Spartan-7 Hardware Design

QM_Spartan-7 Power Supply

Details the 5V DC input and 3.3V supply indication for the QM_Spartan-7 board.

QM_Spartan-7 3.3 V Power Supply

Details the 3.3V power supply circuit using the MP2359 DC/DC chip and recommended input voltage.

QM_Spartan-7 SPI Boot

Describes the default boot sequence from SPI Flash and M0:M1:M2 settings.

QM_Spartan-7 System Clock

Details the 50MHz system clock provided by an external crystal for the FPGA.

QM_Spartan-7 JTAG Port

Explains the JTAG port connection using a 6P 2.54mm pitch header.

QM_Spartan-7 User LED

Shows the user LEDs and the 3.3V power supply indicator LED.

QM_Spartan-7 Extension IO

Describes the two 50P 2.54mm pitch headers for connecting external modules.

QM_Spartan-7 User Key

Illustrates the PROGRAM_B key and two user keys (SW1, SW2) on the board.

QM_Spartan-7 UART Port

Details the CP2102-GMR USB to serial bridge chip and its hardware design.

Reference

Revision