EasyManua.ls Logo

Sharp DV-600S - Display Information and Operation Modes

Sharp DV-600S
80 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
DV-600S
DV-600H
1 GND GND terminal.
2 P2TP I TE+input (CD) VrA
3 P2TN I TE–input (CD) VrA
4 LDO2 O Drive ouput
5 MDI2 I Monitor input
6 VrA O Analog VREF 2.1[V]
7 VrD O Digital VREF Vdd 1/2
8 Vdd I Power terminal 4.2V (3.3V)
9 DPAC DPD AC combination capacity 1
10 DPBD DPD AC combination capacity 2
11 DPD1 DPD integral capacity 1
12 DPD2 DPD integral capacity 2
13 SCB I Control line (Bit clock) 2.2[V]
14 SCL I Control line (Latch signal) 2.2[V]
15 SCD I Control line (Sirial Data) 2.2[V]
16 VRCK I Reference clock input 2.3[V] When frequency is increased, the
filters excepting the servo LPF are
shifted to high frequency side.
17 VCKF
Capacity for time constant adjustment
18 VccP Power terminal
19 LVL O Servo addition output Vrd x (1/2)
20 TEO O TE output VrD
21 FEO O FE output VrD
22 DFTN I DPD difect Low DPD output: Mute
23 VccS Power terminal (servo)
24 RPZ O RF ripple center voltage VrD
25 RPO O RF ripple output VrD
26 RPB O RF ripple bottom
27 RPP O RF ripple peak
28 RFO O Equalizing RF output 2.3[V]
29 NC NC terminal To be connected to GND
30 NC NC terminal To be connected to GND
31 VccR Power terminal (RF)
32 DPDB I Pit depth adjustment VrD When D PDB is raised, the A/B
side delay increases.
33 TEB I TE balance VrD When TEB is raised, the TP side
gain increases and the A+C side
delay increases.
34 FEB I FE balance VrD When FEB is raised, the A+C (FP)
side gain increases.
35 PSC I VRCK frequency division ON/OFF High: Frequency division OFF
36 Vcc2 Power terminal
37 NC NC terminal VrD To be connected to VrD, or to GND
through C
38 EQD I Group delay correction VrD When EQD is raised, the group
delay increases at the right side.
39 GND2 GND terminal.
40 RFDC DC feedback capacity
Pin No. Terminal name I/O Operation function
Terminal DC Voltage(TYP.)
Remarks
11-3. IC303 IX1517GE RF SIGNAL PROCESSOR
• Block Diagram
24 23 22 21 20 19 18 17 16 15 14 13
1 98765432 10 1211
MIX
EIN
CIN
BIN
AIN
S/DUAL
GND1
FIN
VrefIN
DIN
DOUT
FOUT
VCC1
GAINsel1
GAINsel2
RFPOUT
VCC2
AOUT
BOUT
COUT
EOUT
RFNOUT
GND2
MIXOUT
MIXIN
11-3

Other manuals for Sharp DV-600S

Related product manuals