Sharp MZ-5600 - Page 75

VDC1 timing
for
drawing cycle (2)
;1
,--
-+I
~72-542
\
dcaw
J
CPU
.
--+I
10-14.8-74.9 I
\
GDE
_~.!.,:...w
__ J
-+I
!-1I2-682
-+I
\0-24.7-89.1
/
L;.!..!:o~s
, \ ;1
accessed
! \ \
VDE
;t
d,aw
....J
'---------------------
L--
CAS
-----
I
\\..
_____
--'
(LSI)
J
~
~~6.~7-~8~4.~4
_________
_,\'_
________________________________
~=========
DiS'P I
-+I
1-15.9-792
I
CPU
A
r--I
-.j 1+-7-86.7 n I
\L
________
_
1
____
~
______
~I\L
____________
~
CPU
Timing
LOAD
I
-'I
S7'L
ll:-
I
OOTCK
CRL
READY
( r
••
d)
____________
-o!:!...iIo-IO.S-82.9
\
15.6-89.8-+\
\0-
-.j
I+-
11.l_61
L
.1-------'
READY
(wire)
L-J
L-.
COl!
..,
t 8.4-52.7
-.110--1-.1
\
r-
CPU
command
~L
____
-J!
latch
Fig. 109-a