Do you have a question about the Silicon Laboratories Si5342 and is the answer not in the manual?
Lists associated datasheets, errata, and user guides for the device family.
Introduces ClockBuilder Pro software for device configuration and available support resources.
Explains DSPLL loop bandwidth settings for jitter attenuation and stability control.
Details the device's behavior and configuration parameters during holdover mode operation.
Covers fault detection mechanisms like LOS, OOF, and LOL for input clock signals.
Describes configuration of output signal formats, voltage swing, and common mode voltage.
Explains frequency adjustment of N dividers using FINC/FDEC pins or register bits.
Details the SPI interface, including connection options and command formats.
Discusses the impact of external references on jitter performance and selection criteria.
Provides specific layout guidelines for the 64-pin QFN Si5345 package.
Discusses power supply voltage requirements and sequencing for optimal operation.
Details the register map for the Si5345, organized by device and register page.
| Device Type | Clock Generator |
|---|---|
| Number of Outputs | 4 |
| Package Type | QFN |
| Output Type | LVDS, LVPECL |
| Power Supply Voltage | 3.3V |
| Operating Temperature | -40°C to 85°C |