EasyManua.ls Logo

Sony SA-WCT800 - Page 24

Sony SA-WCT800
32 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
SA-WCT800
24
• IC Block Diagrams
– SUB-MAIN Board –
IC7104 SI-3010KM-TLA IC7105 BD9E102FJ-GE2
IC7108 MM3411A33URE
IC7202 TAS5534DGGR-S
1VC
TSD
2VIN
3GND
4VOUT
5ADJ
+
–
REF
BOOT 1
VIN
2
A
GND
4
EN 3
COMP
6
FB
ERR
PWM
SLLM
3V
5
PGND
7
SW
8
BOOTREG
DRIVER
LOGIC
UVLO
TSD
OSC
VREG3
SLOPE
5V
VREG
SCP
OVP
OCP
SOFT
START
+
+
–
+
–
VOUT3
CE 1
GND
2
VDD
4
+
–
VOLTAGE
REFERENCE
CURRENT
LIMIT
BIAS
I2C SERIAL
CONTROL
INTERFACE
CLOCK, PLL,
AND
SERIAL DATA
INTERFACE
PWM_HPM_L
1
PWM_HPP_L
2
PWM_HPM_R
3
PWM_HPP_R
4
PLL_FLTM
6
PLL_FLTP
7
LRCLK 22
SCLK
23
SDIN1
24
SDIN2
25
SDIN3
26
SDIN4 27
VR_DIG
28
RESET
16
HP_SEL 17
PDN 18
MUTE
ASEL_EMO2 10
EMO1
15
DVDD2_CORE
14
DVSS2_CORE
13
AVDD 9
VR_ANA
8
OSC_RES
12
MCLK
11
19
SDA 20
AVSS
5
DEVICE
CONTROL
DIGITAL
AUDIO
PROCESSOR
POWER
SUPPLY
SCL
21
AVSS_PWM51
AVDD_PWM
50
PWM_P_1
39
PWM_M_1
38
PWM_P_241
PWM_M_2
40
PWM_P_3
43
PWM_M_342
N.C.
45
N.C.
44
N.C.
47
N.C.46
PWM_P_449
PWM_M_4
48
N.C.
54
N.C.
53
N.C.
56
N.C.
55
LRCLKO31
SCLKO
30
PSVC33
VALID
37
TEST
32
SDOUT29
VR_RWM
52
DVSS1_CORE36
DVDD1_CORE
35
BKND_ERR34
PWM
SECTION