11-11
BVM-D9H1U/D9H5U/D9H1E/D9H5E/D9H1A/D9H5A
11-11
2
3
4
5
1
A BCDEFGH
BB
1.1Vp-p (H) 0.6Vp-p (H) 0.6Vp-p (H)
4
4.8Vp-p (H)
0.50Vp-p (H) 0.52Vp-p (H)
1 23
67
B BOARD WAVEFORMS
8
0.90Vp-p (H) 0.80Vp-p (H)
1.5Vp-p (H)
9
!¡ !™
1.5Vp-p (H) 1.6Vp-p (H) 4.8Vp-p (H)
!£ !¢
!§
4.6Vp-p (H) 4.2Vp-p (V) 4.2Vp-p (H)
!¶ !• !ª
4.2Vp-p (H)
0.55Vp-p (V) 0.90Vp-p (H)
@¡ @™ @£
0.80Vp-p (H) 0.38Vp-p (V)
0.38Vp-p (H)
@¢
@§ @¶
0.96Vp-p (V) 0.51Vp-p (H) 0.51Vp-p (H)
@• @ª
#¡
0.65Vp-p (H) 0.63Vp-p (H) 4.8Vp-p (H)
#™ #£ #¢
3.4Vp-p (V)
1.9Vp-p (H) 1.9Vp-p (H)
#§ #¶
2.4Vp-p (H) 1.7Vp-p (H)
#• #ª
2.4Vp-p (H) 1.8Vp-p (H)
$¡ $™
1.7Vp-p (H) 50Vp-p (H)
$£ $¢
32Vp-p (H) 2.5Vp-p (H)
$§ $¶
1.8Vp-p (H) 1.9Vp-p (H)
$• $ª
5
0.98Vp-p (H)
0
0.80Vp-p (H)
!∞
4.6Vp-p (H)
@º
4.2Vp-p (H)
@∞
0.79Vp-p (H)
#º
1.2Vp-p (H)
#∞
2.6Vp-p (H)
$º
1.8Vp-p (H)
$∞
33Vp-p (H)
M62399FP-TE2 (IC4351, 4352)
MC74HC4538AFEL (IC1400)
TC7W74FU (IC2383)
TDA6111Q (IC2345, 2355, 2365)
Z8622812PSC (IC3403)
16 15 14 13 12 11 10 9
1 2 3 4 5 6 7 8
1-C 1-CR 1-RD 1-CK 1-CK 1-Q 1-Q GND
VDD 2-C 2-CR 2-RD 2-CK 2-CR 2-Q 2-Q
6
CLR
7
PR
8
VCC
5
Q
RSQ
3
Q
2
D
4
GND
1
CK
QDC
CURRENT
SOURCE
9
1
3
5
24
VccGND
8
7
IK
VO
VF
VB
VI
6
VOF
MIRROR
200V
V
FOLLOWERS
7V
FOLLOWERS
MIRROR
DIFFERENTIAL
STAGE
–
+
MIRROR
MIRROR
8BIT LATCH
8BIT
UPPER DIGITS
SEGMENT R-2R
8BIT LATCH
8BIT
UPPER DIGITS
SEGMENT R-2R
8BIT LATCH
8BIT
UPPER DIGITS
SEGMENT R-2R
8BIT LATCH
8BIT
UPPER DIGITS
SEGMENT R-2R
8BIT LATCH
8BIT
UPPER DIGITS
SEGMENT R-2R
8BIT LATCH
8BIT
UPPER DIGITS
SEGMENT R-2R
8BIT LATCH
8BIT
UPPER DIGITS
SEGMENT R-2R
8BIT LATCH
8BIT
UPPER DIGITS
SEGMENT R-2R
ADDRESS
DECODER
I C BUS TRANCEAVER
2
CHIP SELECT
19
CS0 CS1 CS2
20
R
1
SCL
2
SDA
3
VREFL
8
A05
4
A06
5
A07
6
A08
7
GND
10
VREFU1
9
18
VDD
17
A04
15
A03
14
A02
13
A01
12
VCC
16
VREFU2
11
CLAMP
SLICE LEVEL
VDD
(DIGITAL)
COMP SYNC
PFD
DOT CLK
LOOP
FIL
DATA SLICER
DATA MOD
XFR BUF
CHAR
ROW
DISPLAY
RAM
OUTPUT
LOGIC
LOOP
FILTER
PHOSE/
FREQ
DET
VCO
DATA RECOVERY
COMMAND
PROCESSOR
AND
DECODER
CONTROL
SYNC SLICER
HORIZONTAL
COUNTER
VERTICAL CTR
AND CONTROL
DATA CLK
RECOVERY
TIMING LOGIC
11
12
1514
VDD
(ANALOG)
VSS
(DIGITAL)
109
VSS
(ANALOG)
2
NRESET
DCLK
SLICED DATA
8 13
LOCK
7
B
4
LUM
3
17116 18
BOX
LNG/SCK
CT/SDA
DONF/SEN
NSIN
6
G
5
R
To Next Page