EasyManua.ls Logo

Supermicro X11DAi-N - Page 89

Supermicro X11DAi-N
221 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Chapter 4: UEFI BIOS
89
tCCD_L Relaxation
If this feature is set to Enable, SPD (Serial Presence Detect) will override tCCD_L ("Column
   
this feature is set to Disable, tCCD_L will be enforced based on the memory frequency.
The options are Auto, Enable and Disable.
tRWSR (Read to Write turnaround time for Same Rank) Relaxation
Select Enable to use the same tRWSR DDR timing setting among all memory channels,
and in which case, the worst case value among all channels will be used. Select Disable
󰀨󰀨
The options are Auto, Disable, and Enable.
Enable ADR

The options are Disable and Enable.
Data Scrambling for NVDIMM
Select Enable to enable data scrambling support for onboard NVDIMM memory to improve
system performance and security. The options are Auto, Disable, and Enable.
Erase-Arm NVDIMMs
If this feature is set to Enable, the function that arms the NVDIMMs for safe operations in
the event of a power loss will be removed. The options are Enable and Disable.
Restore NVDIMMs
Select Enable to restore the functionality and the features of NVDIMMs. The options are
Enable and Disable.
Interleave NVDIMMs

a group for the interleave mode. If this item is set to Disable, individual NVDIMM modules
Disable.
Reset Trigger ADR (Async DIMM Self-Refresh)
             
󰀨
refresh mode. When this process is complete, the NVDIMM will then take control of the
DRAM memory and transfer the contents to the onboard Flash memory. After the transfer is
complete, the NVDIMM goes into a zero power state. The data transferred will be retained
Disable.

Table of Contents

Related product manuals