4-12
X7DWA-N User's Manual
SERR Signal Condition
This setting specifi es the ECC Error conditions that an SERR# is to be asserted.
The options are None, Single Bit, Multiple Bit, and Both.
Clock Spectrum Feature
If Enabled, the BIOS will enable the Clock Spectrum feature in the Clock Generator.
It aims at reducing the level of Electromagnetic Interference caused by the
components whenever is needed. The options are Enabled and Disabled.
XIntel VT for Directed I/O
Select Enabled to bring up the following Intel VT for Directed I/O (VT-d) Confi guration
submenu. The options are Enabled and Disabled.
VT-d for Direct I/O <VT-d>
Select Enabled to enable VT-d support for the port specifi ed through DRHD
Structures in the ACPI Tables. The options are Disabled and Enabled.
4GB PCI Hole Granularity
This feature allows you to select the granularity of PCI hole for PCI slots. If MTRRs
are not enough, this option may be used to reduce MTRR occupation. The options
are: 256 MB, 512 MB, 1GB and 2GB.
Memory Voltage
This feature allows the user to set the memory voltage for the onboard memory
modules. Select Auto to allow the BIOS to automatically detect the onboard
memory voltage according to the SPD (Serial Presence Detect.) Select 1.5V to
force the memory modules to run at 1.5V in order to accommodate lower power
fully buffered DIMM modules. Select 1.8V to force memory modules to run on
1.8V for testing. When set to 1.8V, damage may occur to memory modules that
only support 1.5V. The options are: Auto, 1.5V and 1.8V.
Memory Branch Mode
This option determines how the two memory branches operate. System address
space can either be interleaved between the two branches or Sequential from
one branch to another. Mirror mode allows data correction by maintaining two
copies of data in two branches. Single Channel 0 allows a single DIMM population
during system manufacturing. The options are Interleave, Sequential, Mirroring,
and Single Channel 0.
Branch 0 Rank Sparing/Branch 1 Rank Sparing
Select Enable to enable the function of memory sparing for Memory Branch 0 or
Branch 1. The options are Enabled and Disabled.
To Next Page
Loading...
