EasyManua.ls Logo

Technics SL-EH60 - Servo Amplifier ICs (IC701, IC702)

Technics SL-EH60
39 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
SL-EH60
|
@
1C701
(AN8835SBE1):
Servo
Amp.
Terminal
Name
1
PDA
Focus
(A-ch)
signal
input
terminal
Focus
(B-ch)
signal
input
terminal
Power
supply
terminal
P
Vv
L
rc
DB
cc
PD
LD
RF
a
FIN
O
Q
(?)
AGC
detection
capacitor
input
ARF
RF
signal
output
CSBRT
OFTR
capacitor
connection
terminal
CEA
=
PF-AMP
capacitor
connection
terminal
Dropout
detection
control
signal
output
rc
iw}
ie]
iw]
GND GND
terminal
16
|
CROSS
17
OFTR
Vibration
detection
signal
output
(“H”:
det.)
Envelope
output
terminal
ENV
Tracking
error
zero
cross
output
Off
track
detection
signal
output
(“H”:
det.)
Tracking
error
signal
output
TE
FE
to
4
4
old
<
o
o;f
o
>
pi
S
m
T— wn
cal
a
VREF
Le}
ies)
>
-
PDF
.
Servo
Processor,
Digital
Signal
Pro-
©
1C702
(MN662741RPA):
cessor,
Digital
Filter,
D/A
Converter
Terminal
Name
BCLK
0
|
Bit
clock
output
for
serial
data
nae
LRCK
0
UR
clock
signal
output
3
|
SRDATA
ea
Serial
data
output
ad
DVop1
lee
Power
supply
input
(for
digital
circuit)
5
|
DVss1
|
|
GND
(for
digital
circuit)
pe
|
xe
[oe
Digital
audio
interface
signal
output
Microprocessor
command
clock
signal
input
MCLK
ca
(Latches
data
at
first
transition)
e
Z
Fz
MDATA
icy
Microprocessor
command
data
signal
input
ee
MLD
bai
Microprocessor
command
load
signal
input
Sense
see
output
10
|
SENSE
(OFT,
FESL,
MAGEND,
NAJEND,
POSAD,
SFG)
(Not
used,
open)
/FLOCK
0
|
Focus
servo
feeding
signal
output
(“L”:
Feed)
Tracking
servo
feeding
signal
output
eee
TLOCK
ei
(“L”:
Feed)
(Not
used,
been
Sub-code
block clock
signal
output
BLKCK
0
|
(fBLKCK
=
75
Hz
during
normal
playback)
xternal
clock
signal
input
for
sub-code
©
sack
|
I
lst
|
SUBQ
|
o
|
Sub-code
Q
code
output
DMUTE
i
Muting
input
(“H”:
Mute)
Status
signal
output
STAT
0
|
(CAC,
CUE,
CLVS,
TTSTVP,
FCLV,
SQCK)
18
|
ie
Reset
signal
input
1/2-divided
clock
signal
of
crystal
oscillating
at
MSEL
=
“H”
1/4-divided
clock
signal
of
crystal
oscillating
at
MSEL
=
“L”
(fSMCK
=
4.2336
MHz)
(Not
used,
open)
1/192-divided
clock
signal
of
crystal
oscillating
}
20
|
PMCK
=
|
(PMCK
=
88.2
kHz)
(Not
used.
open)
|
trav
|
o
|
Traverse
forced
feed
output
z
|
wo
[0|teesemeomt
23
|
pc
fol
Spindle
motor
ON
signal
output
(“L”:
ON)
Spindle
motor
drive
signal
output
(forced
mode
output)
Spindle
motor
drive
signal
output
(servo
error
signal
output)
|
26
|
Kick
pulse
output
Tracking
drive
output
f28
|
FoD
|
Focus
drive
output
o
o
o
o
lo
wer
[1
PRPS
ESTO
2
|
Fox
[0
[rows
stnmen
ane
Tox.
©
[rats
an
sainenoupa
|
22
|__|
1
[rs
oriainna
acs)
|
Friars
ran
a)
Clarets
|
ea
Vibration
detection
signal
input
(“H”:
detection)
|e

Related product manuals