Locating Signals
The SPI bus signals are set as follows:
SCLK is the rising edge latch
SS is active low
MOSI is active high
This is the beginning of the mixed signal chain. See the descriptions of these signals: DAC Input, Parallel, and DAC Output.
Packets occur approximately every 5 ms. The SPI packet contents are transferred to the Parallel DAC Input bus at the end of the
packet. The Parallel DAC Input bus then changes the voltage output of the DAC.
TheresultingDACoutputisasinewavewithanamplitudeof0to3volts,andaperiodof310ms.
The clock rate is a 100 kHz, 0 to 5 volt signal.
Figure 2: Mixed sign al chain block diagram
Demo 2 Board Instruction Manua l 115
To Next Page
Loading...
