EasyManua.ls Logo

Texas Instruments Tiva TM4C123GH6PM User Manual

Texas Instruments Tiva TM4C123GH6PM
352 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #128 background imageLoading...
Page #128 background image
Inter-Integrated Circuit (I2C)
Prototype:
void
ROM_I2CMasterEnable(uint32_t ui32Base)
ROM Location:
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_I2CTABLE is an array of pointers located at ROM_APITABLE[3].
ROM_I2CMasterEnable is a function pointer located at ROM_I2CTABLE[3].
Parameters:
ui32Base is the base address of the I2C Master module.
Description:
This will enable operation of the I2C Master block.
Returns:
None.
12.2.1.8 ROM_I2CMasterErr
Gets the error status of the I2C Master module.
Prototype:
uint32_t
ROM_I2CMasterErr(uint32_t ui32Base)
ROM Location:
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_I2CTABLE is an array of pointers located at ROM_APITABLE[3].
ROM_I2CMasterErr is a function pointer located at ROM_I2CTABLE[19].
Parameters:
ui32Base is the base address of the I2C Master module.
Description:
This function is used to obtain the error status of the Master module send and receive opera-
tions.
Returns:
Returns the error status, as one of I2C_MASTER_ERR_NONE,
I2C_MASTER_ERR_ADDR_ACK, I2C_MASTER_ERR_DATA_ACK, or
I2C_MASTER_ERR_ARB_LOST.
12.2.1.9 ROM_I2CMasterInitExpClk
Initializes the I2C Master block.
Prototype:
void
ROM_I2CMasterInitExpClk(uint32_t ui32Base,
uint32_t ui32I2CClk,
bool bFast)
128 April 8, 2013
Question and Answer IconNeed help?

Do you have a question about the Texas Instruments Tiva TM4C123GH6PM and is the answer not in the manual?

Texas Instruments Tiva TM4C123GH6PM Specifications

General IconGeneral
CoreARM Cortex-M4F
Clock Speed80 MHz
Flash Memory256 KB
SRAM32 KB
GPIO Pins43
UART8
I2C2
SPI/SSI4
USBUSB 2.0
Timers6
Communication InterfacesUART, I2C, SPI, USB
Operating Temperature-40°C to 85°C
PackageLQFP64

Summary

Boot Loader

Introduction

Explains the ROM-based boot loader and its interfaces for flash updates.

Serial Interfaces

Details the UART, SSI, and I2C interfaces used by the boot loader.

USB Interface

Describes the USB boot loader functionality using the DFU protocol.

Controller Area Network (CAN)

Flash

GPIO

Hibernation Module

Inter-Integrated Circuit (I2C)

Interrupt Controller (NVIC)

Memory Protection Unit (MPU)

Pulse Width Modulator (PWM)

Synchronous Serial Interface (SSI)

System Control

Timer

UART

uDMA Controller

USB Controller

Watchdog Timer

Functions

Lists and describes API functions for watchdog timer configuration, interrupts, and lock mechanism.

Related product manuals