To Next Page

Errata

TMS320F2837xD Dual-Core Real-Time MCUs Silicon

Errata (Silicon Revisions C, B, A, 0)

ABSTRACT

This document describes the known exceptions to the functional specifications (advisories). This document

may also contain usage notes. Usage notes describe situations where the device's behavior may not match

presumed or documented behavior. This may include behaviors that affect device performance or functional

correctness.

Table of Contents

1 Usage Notes and Advisories Matrices..................................................................................................................................3

1.1 Usage Notes Matrix............................................................................................................................................................3

1.2 Advisories Matrix................................................................................................................................................................3

2 Nomenclature, Package Symbolization, and Revision Identification................................................................................ 6

2.1 Device and Development Support Tool Nomenclature...................................................................................................... 6

2.2 Devices Supported.............................................................................................................................................................6

2.3 Package Symbolization and Revision Identification...........................................................................................................7

3 Silicon Revision C Usage Notes and Advisories.................................................................................................................9

3.1 Silicon Revision C Usage Notes........................................................................................................................................ 9

3.2 Silicon Revision C Advisories...........................................................................................................................................11

4 Silicon Revision B Usage Notes and Advisories...............................................................................................................39

4.1 Silicon Revision B Usage Notes.......................................................................................................................................39

4.2 Silicon Revision B Advisories...........................................................................................................................................39

5 Silicon Revision A Usage Notes and Advisories...............................................................................................................43

5.1 Silicon Revision A Usage Notes.......................................................................................................................................43

5.2 Silicon Revision A Advisories...........................................................................................................................................43

6 Silicon Revision 0 Usage Notes and Advisories............................................................................................................... 49

6.1 Silicon Revision 0 Usage Notes....................................................................................................................................... 49

6.2 Silicon Revision 0 Advisories........................................................................................................................................... 49

7 Documentation Support.......................................................................................................................................................50

8 Trademarks............................................................................................................................................................................50

9 Revision History................................................................................................................................................................... 51

List of Figures

Figure 2-1. Example of Package Symbolization – ZWT.............................................................................................................. 7

Figure 2-2. Example of Package Symbolization – PTP............................................................................................................... 7

Figure 2-3. Example of Device Nomenclature............................................................................................................................. 8

Figure 3-1. Pipeline Diagram of the Issue When There are no Stalls in the Pipeline................................................................ 22

Figure 3-2. Pipeline Diagram of the Issue if There is a Stall in the E3 Slot of the Instruction I1................................................23

Figure 3-3. Pipeline Diagram With Workaround in Place...........................................................................................................24

Figure 3-4. Placement of Series Termination Resistor and Pullup Resistor.............................................................................. 32

Figure 3-5. Undesired Trip Event and Blanking Window Expiration.......................................................................................... 33

Figure 3-6. Resulting Undesired ePWM Outputs Possible........................................................................................................ 33

Figure 4-1. Single-Ended Input Model....................................................................................................................................... 41

List of Tables

Table 1-1. Usage Notes Matrix.................................................................................................................................................... 3

Table 1-2. Advisories Matrix.........................................................................................................................................................3

Table 2-1. Determining Silicon Revision From Lot Trace Code................................................................................................... 7

Table 3-1. Bandgap Usage by Module.......................................................................................................................................11

www.ti.com Table of Contents

SPRZ412M – DECEMBER 2013 – REVISED MARCH 2023

Submit Document Feedback

TMS320F2837xD Dual-Core Real-Time MCUs Silicon Errata (Silicon

Revisions C, B, A, 0)