User’s Guide
TPS65941120-Q1, TPS65941421-Q1 and LP876411B5-Q1
PMIC User Guide for J721S2, PDN-0A
ABSTRACT
This user’s guide can be used as a guide for integrating the TPS6594-Q1 and LP8764-Q1 power management
integrated circuits (PMICs) into a system powering the Automotive Jacinto 7 J721S2, TDA4VE, TDA4VL or
TDA4AL processor.
Table of Contents
1 Introduction.............................................................................................................................................................................2
2 Device Versions...................................................................................................................................................................... 2
3 Processor Connections..........................................................................................................................................................4
3.1 Power Mapping.................................................................................................................................................................. 4
3.2 Control Mapping.................................................................................................................................................................7
4 Supporting Functional Safety Systems.............................................................................................................................. 11
4.1 Achieving ASIL-B System Requirements.........................................................................................................................12
4.2 Achieving up to ASIL-D System Requirements................................................................................................................12
5 Static NVM Settings..............................................................................................................................................................14
5.1 Application-Based Configuration Settings........................................................................................................................14
5.2 Device Identification Settings........................................................................................................................................... 16
5.3 BUCK Settings................................................................................................................................................................. 16
5.4 LDO Settings....................................................................................................................................................................19
5.5 VCCA Settings................................................................................................................................................................. 20
5.6 GPIO Settings.................................................................................................................................................................. 20
5.7 Finite State Machine (FSM) Settings............................................................................................................................... 23
5.8 Interrupt Settings..............................................................................................................................................................23
5.9 POWERGOOD Settings...................................................................................................................................................28
5.10 Miscellaneous Settings.................................................................................................................................................. 28
5.11 Interface Settings............................................................................................................................................................30
5.12 Multi-Device Settings..................................................................................................................................................... 31
5.13 Watchdog Settings......................................................................................................................................................... 31
6 Pre-Configurable Finite State Machine (PFSM) Settings.................................................................................................. 31
6.1 Configured States............................................................................................................................................................ 32
6.2 PFSM Triggers................................................................................................................................................................. 34
6.3 Power Sequences............................................................................................................................................................ 36
7 Application Examples.......................................................................................................................................................... 50
7.1 Moving Between States; ACTIVE and RETENTION........................................................................................................50
7.2 Entering and Exiting Standby...........................................................................................................................................51
7.3 Entering and Exiting LP_STANDBY................................................................................................................................. 52
7.4 Runtime Customization.................................................................................................................................................... 52
8 References............................................................................................................................................................................ 54
Trademarks
Jacinto
™
is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.
www.ti.com Table of Contents
SLVUCJ9 – FEBRUARY 2023
Submit Document Feedback
TPS65941120-Q1, TPS65941421-Q1 and LP876411B5-Q1 PMIC User Guide
for J721S2, PDN-0A
1
Copyright © 2023 Texas Instruments Incorporated
To Next Page
Need help?
General
