COPYRIGHT
This drawing/specification is released on condition that it
is not copied, printed or given to thirds without previous
written consent by
S. Regina Km. 3,500 - Marignano - 62018 Potenza Picena (MC)
Tel. 0733.870870 Fax 0733.870880
audison
TS:
Sheet desription: Product:
code: Date: Sheet:
Type: Rev/Rk:
BLOCK DIAGRAM
LRx
36780750 / 51 12/sep/06 1 OF 1
CPU
.1/.1A
-
CPU.1/.1A
VO: +12V +15V
-RAMP +RAMP
VM
IN_LIM
7
[J2]
10
[J2]
11
[J2]
2
[J1]
3 [J1]
10
[J1]
3 [J2]
5 [J2]
4 [J2]
1 [J2]
11
[J1]
AGND PWRGND
IN_DC
6 [J2]
C-REM
12 [J1]
IN_SCC
6 [J1]
IN_OVL
9 [J1]
PTC+
LIM
1 [J1]
8 [J2]
VEL1
LED_SCC
ENABLE
7 [J1]
LED_TH
2 [J2]
LED_OVL
UP_REM
9 [J2]
VEL2
-15V
8 [J1]12 [J2]
U3
µP
RAMP
FAN
DC SENSE
7805
Q3 Q2
Q1
+15V
U1
Q9
Q10
U2
POWER LIMIT
+15V
Q4
Q5
U1
+5V
MUTE
Q11
To Next Page
Loading...
Need help?
General
